Performance-oriented parameter dimension reduction of VLSI circuits

Authors:
Zhuo Feng;Peng Li
Affiliations:
Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX;Department of Electrical and Computer Engineering, Texas A&M University, College Station, TX
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2009

Citing 12
Cited 0

Large sample properties of simulations using latin hypercube sampling

Technometrics
Matrix computations (3rd ed.)

Matrix computations (3rd ed.)
Model order-reduction of RC(L) interconnect including variational analysis

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Model reduction of variable-geometry interconnects using variational spectrally-weighted balanced truncation

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Modeling Interconnect Variability Using Efficient Parametric Model Order Reduction

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Variational interconnect analysis via PMTBR

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Stochastic analysis of interconnect performance in the presence of process variations

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Parameterized interconnect order reduction with explicit-and-implicit multi-parameter moment matching for inter/intra-die variations

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Performance-oriented statistical parameter reduction of parameterized systems via reduced rank regression

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Reducing the Complexity of VLSI Performance Variation Modeling Via Parameter Dimension Reduction

ISQED '07 Proceedings of the 8th International Symposium on Quality Electronic Design
Fast variational interconnect delay and slew computation using quadratic models

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A multiparameter moment-matching model-reduction approach for generating geometrically parameterized interconnect performance models

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

To account for the growing process variability in modern VLSI technologies, circuit models parameterized in a multitude of parametric variations are becoming increasingly indispensable in robust circuit design. However, the high parameter dimensionality can introduce significant complexity and may even render variation-aware performance analysis and optimization completely intractable. We present a performance-oriented parameter dimension reduction framework to reduce the modeling complexity associated with high parameter dimensionality. Our framework has a theoretically sound statistical basis, namely, reduced rank regression (RRR) and its various extensions that we have introduced for more practical VLSI circuit modeling. For a variety of VLSI circuits including interconnects and CMOS digital circuits, it is shown that this parameter reduction framework can provide more than one order of magnitude reduction in parameter dimensionality. Such parameter reduction immediately leads to reduced simulation cost in sampling-based performance analysis, and more importantly, highly efficient parameterized subcircuit models that are instrumental in tackling the complexity of variation-tolerance VLSI system design.