Trace-Based data cache leakage reduction at link time

Authors:
Lian Li;Jingling Xue
Affiliations:
Programming Languages and Compilers Group, School of Computer Science and Engineering, University of New South Wales, Sydney, NSW, Australia;Programming Languages and Compilers Group, School of Computer Science and Engineering, University of New South Wales, Sydney, NSW, Australia
Venue:
ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture
Year:
2006

Citing 18
Cited 0

Effective compiler support for predicated execution using the hyperblock

MICRO 25 Proceedings of the 25th annual international symposium on Microarchitecture
Region-based compilation: an introduction and motivation

Proceedings of the 28th annual international symposium on Microarchitecture
Low energy memory and register allocation using network flow

DAC '97 Proceedings of the 34th annual Design Automation Conference
Influence of compiler optimizations on system power

Proceedings of the 37th Annual Design Automation Conference
Dynamo: a transparent dynamic optimization system

PLDI '00 Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation
Machine-adaptable dynamic binary translation

DYNAMO '00 Proceedings of the ACM SIGPLAN workshop on Dynamic and adaptive compilation and optimization
Compiler optimization on instruction scheduling for low power

ISSS '00 Proceedings of the 13th international symposium on System synthesis
Energy-conscious compilation based on voltage scaling

Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems
Energy aware compilation for DSPs with SIMD instructions

Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems
Drowsy caches: simple techniques for reducing leakage power

ISCA '02 Proceedings of the 29th annual international symposium on Computer architecture
Design of High-Performance Microprocessor Circuits

Design of High-Performance Microprocessor Circuits
Inlining of Virtual Methods

ECOOP '99 Proceedings of the 13th European Conference on Object-Oriented Programming
Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
The Transmeta Code Morphing™ Software: using speculation, recovery, and adaptive retranslation to address real-life challenges

Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization
Compile-time dynamic voltage scaling settings: opportunities and limits

PLDI '03 Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation
Alto: a platform for object code modification

Alto: a platform for object code modification
A trace-based binary compilation framework for energy-aware computing

Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
Trace Scheduling: A Technique for Global Microcode Compaction

IEEE Transactions on Computers

Quantified Score

Hi-index	0.03

Visualization

Abstract

This paper investigates the benefits of conducting leakage energy optimisations for data caches at link time for embedded applications. We introduce an improved algorithm for identifying and constructing the traces in a binary program and present a trace-based optimisation for reducing leakage energy in data caches. Our experimental results using Mediabench benchmarks show that good leakage energy savings can be achieved at the cost of some small performance and code size penalties. Furthermore, by varying the granularity of optimisation regions, which is a tunable parameter, embedded application programmers can make the tradeoffs between energy savings and these associated costs.