The complexity of propositional linear temporal logics
Journal of the ACM (JACM)
Temporal verification of reactive systems: safety
Temporal verification of reactive systems: safety
IEEE Transactions on Software Engineering - Special issue on formal methods in software practice
Model checking
ACM Computing Surveys (CSUR)
Simulation-guided property checking based on a multi-valued AR-automata
Proceedings of the conference on Design, automation and test in Europe
Constructing automata from temporal logic formulas: a tutorial
Lectures on formal methods and performance analysis
Simple on-the-fly automatic verification of linear temporal logic
Proceedings of the Fifteenth IFIP WG6.1 International Symposium on Protocol Specification, Testing and Verification XV
Synthesizing Monitors for Safety Properties
TACAS '02 Proceedings of the 8th International Conference on Tools and Algorithms for the Construction and Analysis of Systems
CONCUR '00 Proceedings of the 11th International Conference on Concurrency Theory
On-the-Fly Model Checking of RCTL Formulas
CAV '98 Proceedings of the 10th International Conference on Computer Aided Verification
Model Checking of Safety Properties
CAV '99 Proceedings of the 11th International Conference on Computer Aided Verification
A Decision Algorithm for Full Propositional Temporal Logic
CAV '93 Proceedings of the 5th International Conference on Computer Aided Verification
An optimizing compiler for batches of temporal logic formulas
ISSTA '04 Proceedings of the 2004 ACM SIGSOFT international symposium on Software testing and analysis
Rewriting-Based Techniques for Runtime Verification
Automated Software Engineering
Proceedings of the 35th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages
Verified Software: Theories, Tools, Experiments
Monitoring the Full Range of ω -Regular Properties of Stochastic Systems
VMCAI '09 Proceedings of the 10th International Conference on Verification, Model Checking, and Abstract Interpretation
HVC '08 Proceedings of the 4th International Haifa Verification Conference on Hardware and Software: Verification and Testing
On the expressiveness and complexity of randomization in finite state monitors
Journal of the ACM (JACM)
Introspection mechanisms for runtime verification in a system-level design environment
Microelectronics Journal
Checking and Correcting Behaviors of Java Programs at Runtime with Java-MOP
Electronic Notes in Theoretical Computer Science (ENTCS)
On the automated synthesis of proof-carrying temporal reference monitors
LOPSTR'06 Proceedings of the 16th international conference on Logic-based program synthesis and transformation
The good, the bad, and the ugly, but how ugly is ugly?
RV'07 Proceedings of the 7th international conference on Runtime verification
Monitoring temporal properties of stochastic systems
VMCAI'08 Proceedings of the 9th international conference on Verification, model checking, and abstract interpretation
On simulation-based probabilistic model checking of mixed-analog circuits
Formal Methods in System Design
You should better enforce than verify
RV'10 Proceedings of the First international conference on Runtime verification
Optimized temporal monitors for SystemC
RV'10 Proceedings of the First international conference on Runtime verification
Runtime Verification for LTL and TLTL
ACM Transactions on Software Engineering and Methodology (TOSEM)
Sampling-based runtime verification
FM'11 Proceedings of the 17th international conference on Formal methods
Monitorability of stochastic dynamical systems
CAV'11 Proceedings of the 23rd international conference on Computer aided verification
On locally checkable properties
LPAR'06 Proceedings of the 13th international conference on Logic for Programming, Artificial Intelligence, and Reasoning
Monitoring of real-time properties
FSTTCS'06 Proceedings of the 26th international conference on Foundations of Software Technology and Theoretical Computer Science
Allen linear (interval) temporal logic – translation to LTL and monitor synthesis
CAV'06 Proceedings of the 18th international conference on Computer Aided Verification
Policy monitoring in first-order temporal logic
CAV'10 Proceedings of the 22nd international conference on Computer Aided Verification
PSL model checking and run-time verification via testers
FM'06 Proceedings of the 14th international conference on Formal Methods
Deterministic dynamic monitors for linear-time assertions
FATES'06/RV'06 Proceedings of the First combined international conference on Formal Approaches to Software Testing and Runtime Verification
Corrective Enforcement: A New Paradigm of Security Policy Enforcement by Monitors
ACM Transactions on Information and System Security (TISSEC)
Runtime monitoring of stochastic cyber-physical systems with hybrid state
RV'11 Proceedings of the Second international conference on Runtime verification
RV'11 Proceedings of the Second international conference on Runtime verification
Optimized temporal monitors for SystemC
Formal Methods in System Design
Deterministic compilation of temporal safety properties in explicit state model checking
HVC'12 Proceedings of the 8th international conference on Hardware and Software: verification and testing
| Hi-index | 0.00 |
We present a technique for generating efficient monitors for ω-regular-languages. We show how Büchi automata can be reduced in size and transformed into special, statistically optimal nondeterministic finite state machines, called binary transition tree finite state machines (BTT-FSMs), which recognize precisely the minimal bad prefixes of the original ω-regular-language. The presented technique is implemented as part of a larger monitoring framework and is available for download.