Scheduling Tests for 3D Stacked Chips under Power Constraints

Authors:
Breeta Sengupta;Urban Ingelsson;Erik Larsson
Affiliations:
Department of Computer and Information Science, Linköping University, Linköping, Sweden 581 83;Department of Computer and Information Science, Linköping University, Linköping, Sweden 581 83;Department of Computer and Information Science, Linköping University, Linköping, Sweden 581 83
Venue:
Journal of Electronic Testing: Theory and Applications
Year:
2012

Citing 10
Cited 0

Scheduling tests for VLSI systems under power constraints

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Wrapper/TAM co-optimization, constraint-driven test scheduling, and tester data volume reduction for SOCs

Proceedings of the 39th annual Design Automation Conference
Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip

Journal of Electronic Testing: Theory and Applications
On IEEE P1500's Standard for Embedded Core Test

Journal of Electronic Testing: Theory and Applications
An Integrated Framework for the Design and Optimization of SOC Test Solutions

Journal of Electronic Testing: Theory and Applications
A Set of Benchmarks fo Modular Testing of SOCs

ITC '02 Proceedings of the 2002 IEEE International Test Conference
Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip

IEEE Transactions on Computers
Greedy Tree Growing Heuristics on Block-Test Scheduling Under Power Constraints

Journal of Electronic Testing: Theory and Applications
Test Challenges for 3D Integrated Circuits

IEEE Design & Test
Test Cost Analysis for 3D Die-to-Wafer Stacking

ATS '10 Proceedings of the 2010 19th IEEE Asian Test Symposium

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper addresses Test Application Time (TAT) reduction under power constraints for core-based 3D Stacked ICs (SICs) connected by Through Silicon Vias (TSVs). Unlike non-stacked chips, where the test flow is well defined by applying the same test schedule both at wafer sort and at package test, the test flow for 3D TSV-SICs is yet undefined. In this paper we present a cost model to find the optimal test flow. For the optimal test flow, we propose test scheduling algorithms that take the particulars of 3D TSV-SICs into account. A key challenge in testing 3D TSV-SICs is to reduce the TAT by co-optimizing the wafer sort and the package test while meeting power constraints. We consider a system of chips with cores that are accessed through an on-chip JTAG infrastructure and propose a test scheduling approach to reduce TAT while considering resource conflicts and meeting the power constraints. Depending on the test schedule, the JTAG interconnect lines that are required can be shared to test several cores. This is taken into account in experiments with an implementation of the proposed scheduling approach. The results show significant savings in TAT.