CMOS compatible many-core noc architectures with multi-channel millimeter-wave wireless links

Authors:
Sujay Deb;Kevin Chang;Miralem Cosic;Amlan Ganguly;Partha P. Pande;Deukhyoun Heo;Benjamin Belzer
Affiliations:
Washington State University, Pullman, USA;Washington State University, Pullman, USA;Washington State University, Pullman, USA;Rochester Institute of Technology, Rochester, USA;Washington State University, Pullman, USA;Washington State University, Pullman, USA;Washington State University, Pullman, USA
Venue:
Proceedings of the great lakes symposium on VLSI
Year:
2012

Citing 13
Cited 0

Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures

IEEE Transactions on Computers
Demystifying 3D ICs: The Pros and Cons of Going Vertical

IEEE Design & Test
Toward Ideal On-Chip Communication Using Express Virtual Channels

IEEE Micro
SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip

IEEE Transactions on Computers
Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors

IEEE Transactions on Computers
Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation

IEEE Transactions on Computers
Token flow control

Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture
Silicon-photonic clos networks for global on-chip communication

NOCS '09 Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip
A scalable micro wireless interconnect structure for CMPs

Proceedings of the 15th annual international conference on Mobile computing and networking
Performance evaluation and receiver front-end design for on-chip millimeter-wave wireless interconnect

GREENCOMP '10 Proceedings of the International Conference on Green Computing
"It's a small world after all": noc performance optimization via long-range link insertion

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems

IEEE Transactions on Computers
Performance evaluation and design trade-offs for wireless network-on-chip architectures

ACM Journal on Emerging Technologies in Computing Systems (JETC)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Traditional many-core designs based on the Network-on-Chip (NoC) paradigm suffer from high latency and power dissipation as the system size scales up due to their inherent multi-hop communication. NoC performance can be significantly enhanced by introducing long-range, low power, and high-bandwidth single-hop wireless links between far apart cores. This paper presents a design methodology and performance evaluation for a hierarchical small-world NoC with CMOS compatible on-chip millimeter (mm)-wave wireless long-range communication links. The proposed wireless NoC offers significantly higher bandwidth and lower energy dissipation compared to its conventional non-hierarchical wired counterpart in presence of both uniform and non-uniform traffic patterns. The performance improvement is achieved through efficient data routing and optimum placement of wireless hubs. Multiple wireless shortcuts operating simultaneously provide an energy efficient solution for design of many-core communication infrastructures.