Hardware Trojan horse benchmark via optimal creation and placement of malicious circuitry

Authors:
Sheng Wei;Kai Li;Farinaz Koushanfar;Miodrag Potkonjak
Affiliations:
University of California, Los Angeles, CA;Rice University, Houston, TX;Rice University, Houston, TX;University of California, Los Angeles, CA
Venue:
Proceedings of the 49th Annual Design Automation Conference
Year:
2012

Citing 17
Cited 5

Parameter variations and impact on circuits and microarchitecture

Proceedings of the 40th annual Design Automation Conference
Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low power
Trojan Detection using IC Fingerprinting

SP '07 Proceedings of the 2007 IEEE Symposium on Security and Privacy
CAD-based security, cryptography, and digital rights management

Proceedings of the 44th annual Design Automation Conference
Hardware Trojan horse detection using gate-level characterization

Proceedings of the 46th Annual Design Automation Conference
VITAMIN: Voltage inversion technique to ascertain malicious insertions in ICs

HST '09 Proceedings of the 2009 IEEE International Workshop on Hardware-Oriented Security and Trust
Consistency-based characterization for IC Trojan detection

Proceedings of the 2009 International Conference on Computer-Aided Design
A Survey of Hardware Trojan Taxonomy and Detection

IEEE Design & Test
Hardware Trojans in Wireless Cryptographic ICs

IEEE Design & Test
Gate-level characterization: foundations and hardware security applications

Proceedings of the 47th Design Automation Conference
A Trojan-resistant system-on-chip bus architecture

MILCOM'09 Proceedings of the 28th IEEE conference on Military communications
A unified submodular framework for multimodal IC Trojan detection

IH'10 Proceedings of the 12th international conference on Information hiding
Trustworthy Hardware: Trojan Detection and Design-for-Trust Challenges

Computer
Integrated circuit security techniques using variable supply voltage

Proceedings of the 48th Design Automation Conference
Scalable segmentation-based malicious circuitry detection and diagnosis

Proceedings of the International Conference on Computer-Aided Design
A Unified Framework for Multimodal Submodular Integrated Circuits Trojan Detection

IEEE Transactions on Information Forensics and Security
Malicious Circuitry Detection Using Thermal Conditioning

IEEE Transactions on Information Forensics and Security - Part 2

Energy attacks and defense techniques for wireless systems

Proceedings of the sixth ACM conference on Security and privacy in wireless and mobile networks
VeriTrust: verification for hardware trust

Proceedings of the 50th Annual Design Automation Conference
The undetectable and unprovable hardware trojan horse

Proceedings of the 50th Annual Design Automation Conference
Hardware trojan design and detection: a practical evaluation

Proceedings of the Workshop on Embedded Systems Security
Temperature tracking: an innovative run-time approach for hardware Trojan detection

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes Hardware Trojan (HT) placement techniques that yield challenging HT detection benchmarks. We develop three types of one-gate HT benchmarks based on switching power, leakage power, and delay measurements that are commonly used in HT detection. In particular, we employ an iterative searching algorithm to find rarely switching locations, an aging-based approach to create ultra-low power HT, and a backtracking-based reconvergence identification method to determine the non-observable delay paths. The simulation results indicate that our HT attack benchmarks provide the most challenging representative test cases for the evaluation of side-channel based HT detection techniques.