TAP: token-based adaptive power gating

Authors:
Andrew B. Kahng;Seokhyeong Kang;Tajana Rosing;Richard Strong
Affiliations:
University of California at San Diego, La Jolla, CA, USA;University of California at San Diego, La Jolla, CA, USA;University of California at San Diego, La Jolla, CA, USA;University of California at San Diego, La Jolla, CA, USA
Venue:
Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design
Year:
2012

Citing 13
Cited 1

Using SimPoint for accurate and efficient simulation

SIGMETRICS '03 Proceedings of the 2003 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
SRAM Leakage Suppression by Minimizing Standby Supply Voltage

ISQED '04 Proceedings of the 5th International Symposium on Quality Electronic Design
Microarchitectural techniques for power gating of execution units

Proceedings of the 2004 international symposium on Low power electronics and design
Power Gating with Multiple Sleep Modes

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
The M5 Simulator: Modeling Networked Systems

IEEE Micro
Dynamic voltage frequency scaling for multi-tasking systems using online learning

ISLPED '07 Proceedings of the 2007 international symposium on Low power electronics and design
Enhanced leakage reduction techniques using intermediate strength power gating

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Dynamic power gating with quality guarantees

Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures

Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture
Power Management of Datacenter Workloads Using Per-Core Power Gating

IEEE Computer Architecture Letters
Power gating: Circuits, design methodologies, and best practice for standard-cell VLSI designs

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Power and Performance Trade-Offs in Contemporary DRAM System Designs for Multicore Processors

IEEE Transactions on Computers
A case for guarded power gating for multi-core processors

HPCA '11 Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture

ARGO: aging-aware GPGPU register file allocation

Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis

Quantified Score

Hi-index	0.00

Visualization

Abstract

We propose a low-overhead technique, Token-Based Adaptive Power Gating (TAP), to power gate an actively executing out-of-order core during memory accesses. TAP tracks every system memory request, providing a lower-bound estimate for the response time. TAP also tracks the state of every power-gateable core in the system, to provide minimal latency wake-up modes to cores such that voltage noise safety margins are not violated. A power-gating switch that utilizes TAP can deterministically power gate its core with energy savings up to 22.39% and no performance hit.