Parallel logic simulation of VLSI systems

  • Authors:
  • Roger D. Chamberlain

  • Affiliations:
  • Computer and Communications Research Center, Department of Electrical Engineering, Washington University, St. Louis, Missouri

  • Venue:
  • DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
  • Year:
  • 1995

Quantified Score

Hi-index 0.00

Visualization

Abstract