Routability-driven placement for hierarchical mixed-size circuit designs

Authors:
Meng-Kai Hsu;Yi-Fang Chen;Chau-Chin Huang;Tung-Chieh Chen;Yao-Wen Chang
Affiliations:
National Taiwan University, Taipei, Taiwan;National Taiwan University, Taipei, Taiwan;National Taiwan University, Taipei, Taiwan;Synopsys Inc., Hsinchu, Taiwan;National Taiwan University, Taipei, Taiwan
Venue:
Proceedings of the 50th Annual Design Automation Conference
Year:
2013

Citing 20
Cited 1

Routability driven white space allocation for fixed-die standard-cell placement

Proceedings of the 2002 international symposium on Physical design
Digital Image Processing

Digital Image Processing
Multilevel optimization for large-scale circuit placement

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Routability-driven placement and white space allocation

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Fast and accurate routing demand estimation for efficient routability-driven placement

Proceedings of the conference on Design, automation and test in Europe
Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs

Proceedings of the 45th annual Design Automation Conference
Guiding global placement with wire density

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
CRISP: congestion reduction by iterated spreading during placement

Proceedings of the 2009 International Conference on Computer-Aided Design
Completing high-quality global routes

Proceedings of the 19th international symposium on Physical design
Multi-threaded collision-aware global routing with bounded-length maze routing

Proceedings of the 47th Design Automation Conference
TSV-aware analytical placement for 3D IC designs

Proceedings of the 48th Design Automation Conference
A SimPLR method for routability-driven placement

Proceedings of the International Conference on Computer-Aided Design
Ripple: an effective routability-driven placer by iterative cell movement

Proceedings of the International Conference on Computer-Aided Design
Routability-driven analytical placement for mixed-size circuit designs

Proceedings of the International Conference on Computer-Aided Design
Design-hierarchy aware mixed-size placement for routability optimization

Proceedings of the International Conference on Computer-Aided Design
Structure-aware placement for datapath-intensive circuit designs

Proceedings of the 49th Annual Design Automation Conference
Seeing the Forest and the Trees: Steiner Wirelength Optimization in Placement

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
BonnPlace: Placement of Leading-Edge Chips by Advanced Combinatorial Algorithms

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ICCAD-2012 CAD contest in design hierarchy aware routability-driven placement and benchmark suite

Proceedings of the International Conference on Computer-Aided Design

Cell density-driven detailed placement with displacement constraint

Proceedings of the 2014 on International symposium on physical design

Quantified Score

Hi-index	0.00

Visualization

Abstract

A wirelength-driven placer without considering routability could introduce irresolvable routing-congested placements. Therefore, it is desirable to develop an effective routability-driven placer for modern mixed-size designs employing hierarchical methodologies for faster turnaround time. This paper presents a novel two-stage technique to effectively identify design hierarchies and guide placement for better wirelength and routability. To optimize wirelength and routability simultaneously during placement, a new analytical net-congestion-optimization technique is also proposed. Compared with the participating teams for the 2012 ICCAD Design Hierarchy Aware Routability-driven Placement Contest, our placer can achieve the best quality (both the average overflow and wire-length) and the best overall score (by additionally considering running time).