Hybrid source-level simulation of data caches using abstract cache models

Authors:
Stefan Stattelmann;Gernot Gebhard;Christoph Cullmann;Oliver Bringmann;Wolfgang Rosenstiel
Affiliations:
FZI Forschungszentrum Informatik, Karlsruhe, Germany;AbsInt Angewandte Informatik GmbH, Saarbruecken, Germany;AbsInt Angewandte Informatik GmbH, Saarbruecken, Germany;FZI Forschungszentrum Informatik, Karlsruhe, Germany;AbsInt Angewandte Informatik GmbH, Saarbruecken, Germany and University of Tuebingen, Tuebingen, Germany
Venue:
DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2012

Citing 14
Cited 3

Efficient and Precise Cache Behavior Prediction for Real-TimeSystems

Real-Time Systems
Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints

POPL '77 Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages
QEMU, a fast and portable dynamic translator

ATEC '05 Proceedings of the annual conference on USENIX Annual Technical Conference
High-performance timing simulation of embedded software

Proceedings of the 45th annual Design Automation Conference
Source-level timing annotation and simulation for a heterogeneous multiprocessor

Proceedings of the conference on Design, automation and test in Europe
Automatic instrumentation of embedded software for high level hardware/software co-simulation

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Fast and accurate performance simulation of embedded software for MPSoC

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Memory subsystem simulation in software TLM/T models

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
An efficient approach for system-level timing simulation of compiler-optimized embedded software

Proceedings of the 46th Annual Design Automation Conference
Fast instruction cache modeling for approximate timed HW/SW co-simulation

Proceedings of the 20th symposium on Great lakes symposium on VLSI
Source-level timing annotation for fast and accurate TLM computation model generation

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
Fast data-cache modeling for native co-simulation

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Fast and accurate source-level simulation of software timing considering complex code optimizations

Proceedings of the 48th Design Automation Conference
Dominator homomorphism based code matching for source-level simulation of embedded software

CODES+ISSS '11 Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis

Combined WCET analysis of bitcode and machine code using control-flow relation graphs

Proceedings of the 14th ACM SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems
Fast and accurate cache modeling in source-level simulation of embedded software

Proceedings of the Conference on Design, Automation and Test in Europe
Fast cache simulation for host-compiled simulation of embedded software

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a hybrid cache analysis for the simulation-based evaluation of data caches in embedded systems. The proposed technique uses static analyses at the machine code level to obtain information about the control flow of a program and the memory accesses contained in it. Using the result of these analyses, a high-speed source-level simulation model is generated from the source code of the application, enabling a fast and accurate evaluation of its data cache behavior. As memory accesses are obtained from the binary-level control flow, which is simulated in parallel to the original functionality of the software, even complex compiler optimizations can be modeled accurately. Experimental results show that the presented source-level approach estimates the cache behavior of a program within the same level of accuracy as established techniques working at the machine code level.