High-speed and low-power scalable Hamming weight comparator based on a non-weighted switched-capacitor array

Authors:
Saleh Abdel-Hafeez;Behrooz Parhami
Affiliations:
Jordan University of Science and Technology, Irbid, Jordan 22110;Department of Electrical and Computer Engineering, University of California, Santa Barbara, USA 93106-9560
Venue:
Analog Integrated Circuits and Signal Processing
Year:
2013

Citing 11
Cited 0

Digital communications: fundamentals and applications

Digital communications: fundamentals and applications
CMOS Logic Circuit Design

CMOS Logic Circuit Design
Automatic Generation of Common-Centroid Capacitor Arrays with Arbitrary Capacitor Ratio

Proceedings of the conference on Design, automation and test in Europe
Capacitor matching insensitive algorithmic ADC requiring no calibrations

Integration, the VLSI Journal - Special issue on analog and mixed-signal IC design and design methodologies
Limited switch dynamic logic circuits for high-speed low-power circuit design

IBM Journal of Research and Development
A 1.8-V 3.1 mW successive approximation ADC in system-on-chip

Analog Integrated Circuits and Signal Processing
Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits
A novel low-power full-adder cell for low voltage

Integration, the VLSI Journal
Efficient hamming weight comparators for binary vectors based on accumulative and up/down parallel counters

IEEE Transactions on Circuits and Systems II: Express Briefs
An ultra-low power successive approximation A/D converter with time---domain comparator

Analog Integrated Circuits and Signal Processing
A new algorithm for order statistic and sorting

IEEE Transactions on Signal Processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Many practical applications require a comparison of the Hamming weights of two N-bit binary vectors. This comparison can be performed in a fully digital manner or by a mix of analog and digital techniques. In this paper, we propose a design in the latter category that exhibits advantages in speed and power dissipation compared with the best previous designs. The proposed design comprises of two switched-capacitor arrays associated with two comparators placed in parallel, collectively providing a complete comparison outcome of "", "