Automatic generation of high-speed accurate TLM models for out-of-order pipelined bus

Authors:
Chen-Kang Lo;Mao-Lin Li;Li-Chun Chen;Yi-Shan Lu;Ren-Song Tsay;Hsu-Yao Huang;Jen-Chieh Yeh
Affiliations:
National Tsing Hua University, HsinChu, Taiwan;National Tsing Hua University, HsinChu, Taiwan;National Tsing Hua University, HsinChu, Taiwan;National Tsing Hua University, HsinChu, Taiwan;National Tsing Hua University, HsinChu, Taiwan;Industrial Technology Research Institute, HsinChu, Taiwan;Industrial Technology Research Institute, HsinChu, Taiwan
Venue:
ACM Transactions on Embedded Computing Systems (TECS) - Special Section on ESTIMedia'10
Year:
2013

Citing 16
Cited 0

Interface-based design

DAC '97 Proceedings of the 34th annual Design Automation Conference
System Design with SystemC

System Design with SystemC
Digital Design

Digital Design
A hierarchical modeling framework for on-chip communication architectures

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Transaction level modeling: an overview

Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Synchronous Protocol Automata: A Framework for Modelling and Verification of SoC Communication Architectures

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Extending the transaction level modeling approach for fast communication architecture exploration

Proceedings of the 41st annual Design Automation Conference
Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
A Practical Approach for Bus Architecture Optimization at Transaction Level

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
GreenBus: a generic interconnect fabric for transaction level modelling

Proceedings of the 43rd annual Design Automation Conference
Transaction-Level Modeling with Systemc: Tlm Concepts and Applications for Embedded Systems

Transaction-Level Modeling with Systemc: Tlm Concepts and Applications for Embedded Systems
Accuracy-adaptive simulation of transaction level models

Proceedings of the conference on Design, automation and test in Europe
Automatic generation of Cycle Accurate and Cycle Count Accurate transaction level bus models from a formal model

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
An accurate system architecture refinement methodology with mixed abstraction-level virtual platform

Proceedings of the Conference on Design, Automation and Test in Europe
Result-Oriented Modeling—A Novel Technique for Fast and Accurate TLM

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Multi-Accuracy Power and Performance Transaction-Level Modeling

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Although pipelined/out-of-order (PL/OO) execution features are commonly supported by the state-of-the-art bus designs, no existing manual Transaction-Level-Modeling (TLM) approaches can effectively construct fast and accurate simulation models for PL/OO buses. Mainly, the inherent high design complexity of concurrent PL/OO behaviors makes the manual approaches tedious and error-prone. To tackle the complicated modeling task, this article presents an automatic approach that performs systematic abstraction and generation of fast-and-accurate simulation models. The experimental results show that our approach reduces 21 times modeling efforts, while our generated models perform simulation an order of magnitude faster than Cycle-Accurate models with the same PL/OO transaction execution cycle counts preserved.