Augmented partial reset

Authors:
Ben Mathew;Daniel G. Saab
Affiliations:
Center for Reliable and High-Performance Computing, Coordinated Science Laboratory, University of Illinois at Urbana-Champaign;Center for Reliable and High-Performance Computing, Coordinated Science Laboratory, University of Illinois at Urbana-Champaign
Venue:
ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Year:
1993

Citing 5
Cited 3

A Partial Scan Method for Sequential Circuits with Feedback

IEEE Transactions on Computers
Initializability Consideration in Sequential Machine Synthesis

IEEE Transactions on Computers
CRIS: a test cultivation program for sequential VLSI circuits

ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
Computers and Intractability: A Guide to the Theory of NP-Completeness

Computers and Intractability: A Guide to the Theory of NP-Completeness
On the Role of Hardware Reset in Synchronous Sequential Circuit Test Generation

IEEE Transactions on Computers

Partial Reset Methodology and Experiments for Improving Random-Pattern Testability and BIST of Sequential Circuits

Journal of Electronic Testing: Theory and Applications
On the Use of Fully Specified Initial States for Testing of Synchronous Sequential Circuits

IEEE Transactions on Computers
On Full Reset as a Design-For-Testability Technique

VLSID '97 Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract