Compatible class encoding in hyper-function decomposition for FPGA synthesis

Authors:
Jie-Hong R. Jiang;Jing-Yang Jou;Juinn-Dar Huang
Affiliations:
Department of Electronics Engineering, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C.;Department of Electronics Engineering, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C.;Department of Electronics Engineering, National Chiao Tung University, Hsinchu 300, Taiwan, R.O.C.
Venue:
DAC '98 Proceedings of the 35th annual Design Automation Conference
Year:
1998

Citing 9
Cited 5

Graph-Based Algorithms for Boolean Function Manipulation

IEEE Transactions on Computers
Integer and combinatorial optimization

Integer and combinatorial optimization
Optimum functional decomposition using encoding

DAC '94 Proceedings of the 31st annual Design Automation Conference
Functional multiple-output decomposition: theory and an implicit algorithm

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Lambda set selection in Roth-Karp decomposition for LUT-based FPGA technology mapping

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Logic synthesis for look-up table based FPGAs using functional decomposition and support minimization

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Compatible class encoding in Roth-Karp decomposition for two-output LUT architecture

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
An Implicit Algorithm for Support Minimization during Functional Decomposition

EDTC '96 Proceedings of the 1996 European conference on Design and Test
OBDD-based function decomposition: algorithms and implementation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Finding an optimal functional decomposition for LUT-based FPGA synthesis

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Optimum Functional Decomposition for LUT-Based FPGA Synthesis

FPL '00 Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications
A method to decompose multiple-output logic functions

Proceedings of the 41st annual Design Automation Conference
To SAT or not to SAT: Ashenhurst decomposition in a large scale

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Mapping into LUT structures

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

Recently, functional decomposition has been adopted for LUT based FPGA technology mapping with good results. In this paper, we propose a novel method for functional multiple-output decomposition. We first address a compatible class encoding method to minimize the compatible classes in the image function. After the encoding algorithm is applied, the decomposability will be improved in the subsequent decomposition of the image function. The above encoding algorithm is then extended to encode multiple-output functions through the construction of a hyper-function. Common sub-expressions among these multiple-output functions can be extracted during the decomposition of the hyper-function. Therefore, we can handle the multiple-output decomposition in the same manner as the single-output decomposition. Experimental results show that our algorithms are very promising.