OBDD-based function decomposition: algorithms and implementation

Authors:
Yung-Te Lai;K. -R.R. Pan;M. Pedram
Affiliations:
Dept. of Electr. Eng. Syst., Univ. of Southern California, Los Angeles, CA;-;-
Venue:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Year:
2006

Citing 0
Cited 19

The disjunctive decomposition of logic functions

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Compatible class encoding in hyper-function decomposition for FPGA synthesis

DAC '98 Proceedings of the 35th annual Design Automation Conference
Functional multiple-output decomposition with application to technology mapping for lookup table-based FPGAs

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Synthesis for FPGAs with embedded memory blocks

FPGA '00 Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays
BDS: a BDD-based logic optimization system

Proceedings of the 37th Annual Design Automation Conference
Ordered binary decision diagrams as knowledge-bases

Artificial Intelligence
A New Approach to the Decomposition of Boolean Functions by the Method of q-Partitions. I. Separating Decomposition of Full and Partial Functions

Cybernetics and Systems Analysis
Function Decomposition in Machine Learning

Machine Learning and Its Applications, Advanced Lectures
General decomposition of incompletely specified sequential machines with multi-state behavior realization

Journal of Systems Architecture: the EUROMICRO Journal
Information-driven circuit synthesis with the pre-characterized gate libraries

Journal of Systems Architecture: the EUROMICRO Journal - Special issue: Reconfigurable embedded systems: Synthesis, design and application
A BDD-based fast heuristic algorithm for disjoint decomposition

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
STACCATO: disjoint support decompositions from BDDs through symbolic kernels

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Timing-driven optimization using lookahead logic circuits

Proceedings of the 46th Annual Design Automation Conference
BDD decomposition for delay oriented pass transistor logic synthesis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A relational approach to functional decomposition of logic circuits

ACM Transactions on Database Systems (TODS)
Computing support-minimal subfunctions during functional decomposition

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Decomposition of systems of Boolean functions determined by binary decision diagrams

Journal of Computer and Systems Sciences International
Decomposition-based logic synthesis for PAL-based CPLDs

International Journal of Applied Mathematics and Computer Science
Verilog HDL optimisation design and simulation for modified inversionless Berlerkamp-Massey algorithm and the multiplier over canonical field

International Journal of Mobile Network Design and Innovation

Quantified Score

Hi-index	0.03

Visualization

Abstract

This paper presents algorithms for disjunctive and nondisjunctive decomposition of Boolean functions and Boolean methods for identifying common subfunctions from multiple Boolean functions. Ordered binary decision diagrams are used to represent and manipulate Boolean functions so that the proposed methods can be implemented concisely. These techniques are applied to the synthesis of look-up table based field programmable gate arrays and results are presented