Reducing power consumption of turbo code decoder using adaptive iteration with variable supply voltage

Authors:
Oliver Yuk-Hang Leung;Chung-Wai Yue;Chi-ying Tsui;Roger S. Cheng
Affiliations:
Department of Electrical and Electronic Engineering, The Hong Kong University of Science and Technology, Clear Water Bay, Hong Kong;Department of Electrical and Electronic Engineering, The Hong Kong University of Science and Technology, Clear Water Bay, Hong Kong;Department of Electrical and Electronic Engineering, The Hong Kong University of Science and Technology, Clear Water Bay, Hong Kong;Department of Electrical and Electronic Engineering, The Hong Kong University of Science and Technology, Clear Water Bay, Hong Kong
Venue:
ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Year:
1999

Data driven signal processing: an approach for energy efficient computing

ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
Embedded power supply for low-power DSP

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
Power optimization of variable voltage core-based systems

DAC '98 Proceedings of the 35th annual Design Automation Conference
Voltage scheduling problem for dynamically variable voltage processors

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design

Low power implementation of a turbo-decoder on programmable architectures

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Energy efficient turbo decoding for 3G mobile

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
Memory Power Reduction for High-Speed Implementation of Turbo Codes

Journal of VLSI Signal Processing Systems
A low-power VLSI architecture for turbo decoding

Proceedings of the 2003 international symposium on Low power electronics and design
Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on low power
Energy Efficient VLSI Architecture for Linear Turbo Equalizer

Journal of VLSI Signal Processing Systems
Architecture-driven voltage scaling for high-throughput turbo-decoders

Journal of Embedded Computing - Low-power Embedded Systems
Area-efficient high-throughput MAP decoder architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Hi-index	0.00