Power-delay optimizations in gate sizing

Authors:
Sachin S. Sapatnekar;Weitong Chuang
Affiliations:
Univ. of Minnesota, Minneapolis;Macronix Semiconductor Co., Hsinchu, Taiwan
Venue:
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Year:
2000

Citing 10
Cited 5

Aesop: a tool for automated transistor sizing

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Transition density, a stochastic measure of activity in digital circuits

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Estimation of average switching activity in combinational and sequential circuits

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
LP based cell selection with constraints of timing, area, and power consumption

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Computing the entire active area/power consumption versus delay trade-off curve for gate sizing with a piecewise linear simulator

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Critical paths in circuits with level-sensitive latches

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Power vs. delay in gate sizing: conflicting objectives?

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Efficient estimation of dynamic power consumption under a real delay model

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Gate sizing in MOS digital circuits with linear programming

EURO-DAC '90 Proceedings of the conference on European design automation
Transistor sizing for low power CMOS circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Geometric programming for circuit optimization

Proceedings of the 2005 international symposium on Physical design
Digital Circuit Optimization via Geometric Programming

Operations Research
Total power optimization combining placement, sizing and multi-Vt through slack distribution management

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Simple exact algorithm for transistor sizing of low-power high-speed arithmetic circuits

VLSI Design
Soft error-aware power optimization using gate sizing

PATMOS'07 Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation

Quantified Score

Hi-index	0.00

Visualization

Abstract

The problem of power-delay tradeoffs in transistor sizing is examined using a nonlinear optimization formulation. Both the dynamic and the short-circuit power are considered, and a new modeling technique is used to calculate the short-circuit power. The notion of transition density is used, with an enhancement that considers the effect of gate delays on the transition density. When the short-cuircuit power is neglected, the minimum power circuit is idential to the minimum area circuit. However, under our more realistic models, our experimental results on several circuits show that the minimum power circuit is not necessarily the same as the minimum area circuit.