System-Level Energy-Delay Exploration for Multimedia Applications on Embedded Cores with Hardware Cache

  • Authors:
  • C. Kulkarni;D. Moolenaar;L. Nachtergaele;F. Catthoor;H. De Man

  • Affiliations:
  • IMEC, Kapeldreef 75, B-3001 Leuven, Belgium;IMEC, Kapeldreef 75, B-3001 Leuven, Belgium;IMEC, Kapeldreef 75, B-3001 Leuven, Belgium;IMEC and The Katholieke Universiteit Leuven;IMEC and The Katholieke Universiteit Leuven

  • Venue:
  • Journal of VLSI Signal Processing Systems - Special issue on the 1997 IEEE workshop on signal processing systems (SiPS): design and implementation
  • Year:
  • 1999

Quantified Score

Hi-index 0.00

Visualization

Abstract

Program transformations are a powerful way of optimizinggiven applications for lower power and higher performance. In thispaper, we explore avenues for power reduction by programtransformations using the real-time constraints. In the sequel,we discuss the effects of our methodology, for optimization of power,on cache related performance aspects. Our target applications are inthe real-time multimedia applications domain implemented onprogrammable multimedia or DSP processors. The effectiveness of ourapproach in obtaining a low power implementation and real-timeperformance is illustrated on three real-life applications, viz. aMPEG-2 decoder, a QSDPCM video codec and a Voicecoder application.Our experimental results indeed show that we are able to obtain lowerpower and still achieve a real-time performance.