Electromagnetic parasitic extraction via a multipole method with hierarchical refinement

Authors:
Michael W. Beattie;Lawrence T. Pileggi
Affiliations:
Carnegie Mellon University, Department of Electrical and Computer Engineering, 5000 Forbes Ave., Pittsburgh, PA;Carnegie Mellon University, Department of Electrical and Computer Engineering, 5000 Forbes Ave., Pittsburgh, PA
Venue:
ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Year:
1999

Citing 6
Cited 9

A rapid hierarchical radiosity algorithm

Proceedings of the 18th annual conference on Computer graphics and interactive techniques
The order of Appel's algorithm

Information Processing Letters
A sparse image method for BEM capacitance extraction

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Matrix computations (3rd ed.)

Matrix computations (3rd ed.)
A fast hierarchical algorithm for 3-D capacitance extraction

DAC '98 Proceedings of the 35th annual Design Automation Conference
The rapid evaluation of potential fields in particle systems

The rapid evaluation of potential fields in particle systems

Efficient inductance extraction via windowing

Proceedings of the conference on Design, automation and test in Europe
On the efficacy of simplified 2D on-chip inductance models

Proceedings of the 39th annual Design Automation Conference
Inductance Modeling for On-Chip Interconnects

Analog Integrated Circuits and Signal Processing
Sparse transformations and preconditioners for hierarchical 3-D capacitance extraction with multiple dielectrics

Proceedings of the 41st annual Design Automation Conference
CHIME: coupled hierarchical inductance model evaluation

Proceedings of the 41st annual Design Automation Conference
An efficient method MEGCR for solving systems with multiple right-hand sides in 3-D parasitic inductance extraction

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Improving boundary element methods for parasitic extraction

ASP-DAC '03 Proceedings of the 2003 Asia and South Pacific Design Automation Conference
Efficient statistical capacitance variability modeling with orthogonal principle factor analysis

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Fast capacitance extraction in multilayer, conformal and embedded dielectric using hybrid boundary element method

Proceedings of the 44th annual Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

The increasing interconnect density and operating frequencies of system-on-a-chip (SOC) designs necessitates extraction of parasitic electromagnetic couplings beyond the localized confines of functional design blocks. In addition, SOC design styles and gridless variable-width routing make it increasingly difficult to use precharacterized library shapes for parasitic extraction. A comprehensive capacitance and inductance extraction solution requires a hierarchical data representation and fast runtime algorithms. We illustrate through examples that both the multipole method and hierarchical refinement, which are the two most successful approaches for parasitic extraction to date, work efficiently only under certain, limiting conditions. To improve this situation we present an approach which combines the best of both methods into a concurrent multipole refinement representation of the electromagnetic interaction which is efficient for arbitrary interconnect configurations. We use a generalized formulation of electromagnetic interactions to exploit the similarities in capacitance and inductance extraction for greater efficiency.