Efficient statistical capacitance variability modeling with orthogonal principle factor analysis

Authors:
Rong Jiang;Wenyin Fu;J. M. Wang;V. Lin;C. C. -P. Chen
Affiliations:
Dept. of Electr. & Comput. Eng., Wisconsin Univ., Madison, WI, USA;Dept. of Electr. & Comput. Eng., Wisconsin Univ., Madison, WI, USA;Dept. of Electr. Eng., California Univ., Riverside, CA, USA;Berkeley Design Autom., Santa Clara, CA, USA;Dept. of Electr. Eng., Texas A&M Univ., College Station, TX, USA
Venue:
ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Year:
2005

Citing 13
Cited 10

A sparse image method for BEM capacitance extraction

DAC '96 Proceedings of the 33rd annual Design Automation Conference
IES3: a fast integral equation solver for efficient 3-dimensional extraction

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
A multiscale method for fast capacitance extraction

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Electromagnetic parasitic extraction via a multipole method with hierarchical refinement

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Sparse transformations and preconditioners for hierarchical 3-D capacitance extraction with multiple dielectrics

Proceedings of the 41st annual Design Automation Conference
Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Branch Merge Reduction of RLCM Networks

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Modeling Interconnect Variability Using Efficient Parametric Model Order Reduction

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
ICCAP: a linear time sparse transformation and reordering algorithm for 3D BEM capacitance extraction

Proceedings of the 42nd annual Design Automation Conference
Asymptotic probability extraction for non-normal distributions of circuit performance

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
A stochastic integral equation method for modeling the rough surface effect on interconnect capacitance

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
A fast hierarchical algorithm for three-dimensional capacitance extraction

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A multiparameter moment-matching model-reduction approach for generating geometrically parameterized interconnect performance models

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

A sparse grid based spectral stochastic collocation method for variations-aware capacitance extraction of interconnects under nanometer process technology

Proceedings of the conference on Design, automation and test in Europe
Handling partial correlations in yield prediction

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Variational capacitance modeling using orthogonal polynomial method

Proceedings of the 18th ACM Great Lakes symposium on VLSI
An efficient method for chip-level statistical capacitance extraction considering process variations with spatial correlation

Proceedings of the conference on Design, automation and test in Europe
Variational capacitance extraction of on-chip interconnects based on continuous surface model

Proceedings of the 46th Annual Design Automation Conference
Variational capacitance extraction and modeling based on orthogonal polynomial method

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Efficient sensitivity-based capacitance modeling for systematic and random geometric variations

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Parallel statistical capacitance extraction of on-chip interconnects with an improved geometric variation model

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Statistical extraction and modeling of inductance considering spatial correlation

Analog Integrated Circuits and Signal Processing
Statistical full-chip total power estimation considering spatially correlated process variations

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Due to the ever-increasing complexity of VLSI designs and IC process technologies, the mismatch between a circuit fabricated on the wafer and the one designed in the layout tool grows ever larger. Therefore, characterizing and modeling process variations of interconnect geometry has become an integral part of analysis and optimization of modern VLSI designs. In this paper, we present a systematic methodology to develop a closed form capacitance model, which accurately captures the nonlinear relationship between parasitic capacitances and dominant global/local process variation parameters. The explicit capacitance representation applies the orthogonal principle factor analysis to greatly reduce the number of random variables associated with modeling conductor surface fluctuations while preserving the dominant sources of variations, and consequently the variational capacitance model can be efficiently utilized by statistical model order reduction and timing analysis tools. Experimental results demonstrate that the proposed method exhibits over 100/spl times/ speedup compared with Monte Carlo simulation while having the advantage of generating explicit variational parasitic capacitance models of high order accuracy.