Computer
Evaluation of the SPUR Lisp architecture
ISCA '86 Proceedings of the 13th annual international symposium on Computer architecture
Constant propagation with conditional branches
POPL '85 Proceedings of the 12th ACM SIGACT-SIGPLAN symposium on Principles of programming languages
Knowledge-based optimization in Prolog compiler
ACM '86 Proceedings of 1986 ACM Fall joint computer conference
Performance studies of a Prolog machine architecture
ISCA '85 Proceedings of the 12th annual international symposium on Computer architecture
Architecture of SOAR: Smalltalk on a RISC
ISCA '84 Proceedings of the 11th annual international symposium on Computer architecture
Design decisions influencing the microarchitecture for a Prolog machine
MICRO 17 Proceedings of the 17th annual workshop on Microprogramming
The Berkeley PLM Instruction Set: An Instruction Set for Prolog
The Berkeley PLM Instruction Set: An Instruction Set for Prolog
SPUR Coprocessor Interface Description
SPUR Coprocessor Interface Description
Special- or General-Purpose Hardware for Prolog: A Comparison
Special- or General-Purpose Hardware for Prolog: A Comparison
Reduced instruction set computer architectures for vlsi (microprocessor, risc, multiple-windows - of - registers)
A high performance architecture for prolog
A high performance architecture for prolog
Data buffer performance for sequential Prolog architectures
ISCA '88 Proceedings of the 15th Annual International Symposium on Computer architecture
KCM: a knowledge crunching machine
ISCA '89 Proceedings of the 16th annual international symposium on Computer architecture
SPIRE: streaming processing with instructions release element
ACM SIGARCH Computer Architecture News
Fast Prolog with an extended general purpose architecture
ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
The Instruction Set Architecture of the Inference Processor UNIRED II
PACT '93 Proceedings of the IFIP WG10.3. Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism
| Hi-index | 0.00 |
This paper compares the performance of executing compiled Prolog code on two different architectures under development at U. C. Berkeley. The first is the PLM, a special-purpose CISC architecture intended as a coprocessor for a host machine. The second is SPUR, a general-purpose RISC architecture that supports tagged data. Fourteen standard benchmark programs were run on both the PLM and SPUR simulators. The compiled code for SPUR was obtained by simple macro-expansion of PLM code generated by the PLM Prolog compiler. The two implementations are compared with regard to static and dynamic program size, execution speed, and memory system performance. On average, the macrocoded SPUR implementation has a static code size 14 times larger than the PLM, executes 16 times more instructions, yet requires only 2.3 times the number of machine cycles (or has the performance of 0.43 PLMs). When memory system performance is taken into account, SPUR is equivalent to 0.29 PLMs. Optimizations of the macro-expanded code and minor architectural changes to SPUR would increase this ratio to 0.53, or 0.60 for the largest benchmarks. Thus a tagged RISC architecture can execute Prolog at least half as fast as a special-purpose CISC architecture for Prolog.