All digital built-in delay and crosstalk measurement for on-chip buses

Authors:
Chauchin Su;Yue-Tsang Chen;Mu-Jeng Huang;Gen-Nan Chen;Chung-Len Lee
Affiliations:
Department of Electrical Engineering, National Central University, Chung-Li, Taiwan, R.O.C.;Department of Electrical Engineering, National Central University, Chung-Li, Taiwan, R.O.C.;-;-;Department of Electronic Engineering, National Chiao-Tung University, Hsin-Chu, Taiwan, R.O.C.
Venue:
DATE '00 Proceedings of the conference on Design, automation and test in Europe
Year:
2000

Citing 1
Cited 7

Analytic Models for Crosstalk Delay and Pulse Analysis Under Non-Ideal Inputs

Proceedings of the IEEE International Test Conference

IEEE Standard 1500 Compatible Oscillation Ring Test Methodology for Interconnect Delay and Crosstalk Detection

Journal of Electronic Testing: Theory and Applications
Low-overhead design technique for calibration of maximum frequency at multiple operating points

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Path-RO: a novel on-chip critical path delay measurement under process variations

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Low-overhead Fmax calibration at multiple operating points using delay-sensitivity-based path selection

ACM Transactions on Design Automation of Electronic Systems (TODAES)
On-Chip Delay Measurement Based Response Analysis for Timing Characterization

Journal of Electronic Testing: Theory and Applications
Small delay testing for TSVs in 3-D ICs

Proceedings of the 49th Annual Design Automation Conference
In-situ method for TSV delay testing and characterization using input sensitivity analysis

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract