Memory Systems for Image Processing
IEEE Transactions on Computers
Design of High-Speed Digital Divider Units
IEEE Transactions on Computers
ILLIAC IV Software and Application Programming
IEEE Transactions on Computers
Access and Alignment of Data in an Array Processor
IEEE Transactions on Computers
The Organization and Use of Parallel Memories
IEEE Transactions on Computers
Scrambled storage for parallel memory systems
ISCA '88 Proceedings of the 15th Annual International Symposium on Computer architecture
Perfect Latin squares and parallel array access
ISCA '89 Proceedings of the 16th annual international symposium on Computer architecture
A ultra fast Euclidean division algorithm for prime memory systems
Proceedings of the 1991 ACM/IEEE conference on Supercomputing
Architecture of an Array Processor Using a Nonlinear Skewing Scheme
IEEE Transactions on Computers
On storage schemes for parallel array access
ICS '92 Proceedings of the 6th international conference on Supercomputing
An Efficient Memory System for the SIMD Construction of a Gaussian Pyramid
IEEE Transactions on Parallel and Distributed Systems
An Efficient Buffer Memory System for Subarray Access
IEEE Transactions on Parallel and Distributed Systems
A VLSI-based parallel architecture for block-matching motion estimation in video coding applications
Progress in computer research
Design of Parallel Processing System for Facial Image Retrieval
ParNum '99 Proceedings of the 4th International ACPC Conference Including Special Tracks on Parallel Numerics and Parallel Computing in Image Processing, Video Processing, and Multimedia: Parallel Computation
Multiaccess Memory System for Attached SIMD Computer
IEEE Transactions on Computers
On Design of Parallel Memory Access Schemes for Video Coding
Journal of VLSI Signal Processing Systems
Configurable data memory for multimedia processing
Journal of Signal Processing Systems - Special Issue: Embedded computing systems for DSP
| Hi-index | 14.99 |
Image processing operations require that an image or partial image be stored in a memory system that permits access to p 脳 q, 1 脳 pq, and/or pq 脳 1 subarrays of an image array where p and q are design parameters.