Architectures and algorithms for synthesizable embedded programmable logic cores

Authors:
Noha Kafafi;Kimberly Bozman;Steven J. E. Wilton
Affiliations:
University of British Columbia, Vancouver, B.C., Canada;University of British Columbia, Vancouver, B.C., Canada;University of British Columbia, Vancouver, B.C., Canada
Venue:
FPGA '03 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays
Year:
2003

Citing 5
Cited 7

On the sensitivity of FPGA architectural conclusions to experimental assumptions, tools, and techniques

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
Automatic layout of domain-specific reconfigurable subsystems for system-on-a-chip

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
Architecture and CAD for Deep-Submicron FPGAs

Architecture and CAD for Deep-Submicron FPGAs
VPR: A new packing, placement and routing tool for FPGA research

FPL '97 Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications
Characterization and parameterized generation of synthetic combinational benchmark circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Design, layout and verification of an FPGA using automated tools

Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays
Improving performance and robustness of domain-specific CPLDs

Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays
A reconfigurable design-for-debug infrastructure for SoCs

Proceedings of the 43rd annual Design Automation Conference
An overview of reconfigurable hardware in embedded systems

EURASIP Journal on Embedded Systems
Enforcing long-path timing closure for FPGA routing with path searches on clamped lexicographic spirals

Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays
Application Domain Specific Embedded FPGAs for Flexible ISA-Extension of ASIPs

Journal of Signal Processing Systems
Automatic design of reconfigurable domain-specific flexible cores

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

As integrated circuits become more and more complex, the ability to make post-fabrication changes will become more and more attractive. This ability can be realized using programmable logic cores. Currently, such cores are available from vendors in the form of a "hard" layout. In this paper, we focus on an alternative approach: vendors supply a synthesizable version of their programmable logic core (a "soft" core) and the integrated circuit designer synthesizes the programmable logic fabric using standard cells. Although this technique suffers increased speed, density, and power overhead, the task of integrating such cores is far easier than the task of integrating "hard" cores into an ASIC. For very small amounts of logic, this ease of use may be more important than the increased overhead. This paper presents two synthesizable programmable logic core architectures, describes the associated place and route CAD tools, and compares the two architectures to each other, and to a "hard" programmable logic core. It also shows how these cores can be made more efficient by creating a non-rectangular architecture, an option not available to "hard" core vendors.