Energy-efficient signal processing using FPGAs

Authors:
Seonil Choi;Ronald Scrofano;Viktor K. Prasanna;Ju-Wook Jang
Affiliations:
University of Southern California, Los Angeles, CA;University of Southern California, Los Angeles, CA;University of Southern California, Los Angeles, CA;Sogang University, Seoul, Korea
Venue:
FPGA '03 Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays
Year:
2003

Citing 7
Cited 9

Discrete-time signal processing

Discrete-time signal processing
Practical low power digital VLSI design

Practical low power digital VLSI design
Dynamic power consumption in Virtex™-II FPGA family

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
High-Level Power Analysis and Optimization

High-Level Power Analysis and Optimization
Reconfigurable Computing for Digital Signal Processing: A Survey

Journal of VLSI Signal Processing Systems
Energy-Efficient Matrix Multiplication on FPGAs

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
Customizing Graphics Applications: Techniques and Programming Interface

FCCM '00 Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines

Automatic generation of customized discrete fourier transform IPs

Proceedings of the 42nd annual Design Automation Conference
Design and implementation of a high-speed matrix multiplier based on word-width decomposition

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Energy- and time-efficient matrix multiplication on FPGAs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
An overview of reconfigurable hardware in embedded systems

EURASIP Journal on Embedded Systems
A cooperative management scheme for power efficient implementations of real-time operating systems on soft processors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
VLSI-efficient scheme and FPGA realization for robotic mapping in a dynamic environment

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Energy-efficient multi-pipeline architecture for terabit packet classification

GLOBECOM'09 Proceedings of the 28th IEEE conference on Global telecommunications
Exploiting data-level parallelism for energy-efficient implementation of LDPC decoders and DCT on an FPGA

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Compiling for power with ScalaPipe

Journal of Systems Architecture: the EUROMICRO Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present techniques for energy-efficient design at the algorithm level using FPGAs. We then use these techniques to create energy-efficient designs for two signal processing kernel applications: fast Fourier transform (FFT) and matrix multiplication. We evaluate the performance, in terms of both latency and energy efficiency, of FPGAs in performing these tasks. Using a Xilinx Virtex-II as the target FPGA, we compare the performance of our designs to those from the Xilinx library as well as to conventional algorithms run on the PowerPC core embedded in the Virtex-II Pro and the Texas Instruments TMS320C6415. Our evaluations are done both through estimation based on energy and latency equations and through low-level simulation. For FFT, our designs dissipated an average of 60% less energy than the design from the Xilinx library and 56% less than the DSP. Our designs showed a factor of 10 improvement over the embedded processor. These results provide concrete evidence to substantiate the idea that FPGAs can outperform DSPs and embedded processors in signal processing. Further, they show that FPGAs can achieve this performance while still dissipating less energy than the other two types of devices.