Statecharts: A visual formalism for complex systems
Science of Computer Programming
Synthesis of the hardware/software interface in microcontroller-based systems
ICCAD '92 1992 IEEE/ACM international conference proceedings on Computer-aided design
Software scheduling in the co-synthesis of reactive real-time systems
DAC '94 Proceedings of the 31st annual Design Automation Conference
ISA and EISA Theory and Operation
ISA and EISA Theory and Operation
The VERILOG Hardware Description Language
The VERILOG Hardware Description Language
A new interface specification methodology and its application to transducer synthesis
A new interface specification methodology and its application to transducer synthesis
DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Synthesis of software programs for embedded control application
DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Scalable performance scheduling for hardware-software cosynthesis
EURO-DAC '95/EURO-VHDL '95 Proceedings of the conference on European design automation
The Chinook hardware/software co-synthesis system
ISSS '95 Proceedings of the 8th international symposium on System synthesis
Interface co-synthesis techniques for embedded systems
ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
DAC '98 Proceedings of the 35th annual Design Automation Conference
Rate derivation and its applications to reactive, real-time embedded systems
DAC '98 Proceedings of the 35th annual Design Automation Conference
Modeling reactive systems in Java
Proceedings of the 6th international workshop on Hardware/software codesign
Efficient Algorithms for Interface Timing Verification
Formal Methods in System Design
A timing-driven design and validation methodology for embedded real-time systems
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Timing-driven HW/SW codesign based on task structuring and process timing simulation
CODES '99 Proceedings of the seventh international workshop on Hardware/software codesign
A methodology and algorithms for the design of hard real-time multitasking ASICs
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Hardware/software synthesis of formal specifications in codesign of embedded systems
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Readings in hardware/software co-design
Design of embedded systems: formal models, validation, and synthesis
Readings in hardware/software co-design
Interface co-synthesis techniques for embedded systems
Readings in hardware/software co-design
Co-synthesis and co-simulation of control-dominated embedded systems
Readings in hardware/software co-design
Software Architecture Synthesis for Retargetable Real-time Embedded Systems
CODES '97 Proceedings of the 5th International Workshop on Hardware/Software Co-Design
Modeling micro-controller peripherals for high-level co-simulation and synthesis
CODES '97 Proceedings of the 5th International Workshop on Hardware/Software Co-Design
Software Implementation Techniques for Hw/Sw Embedded Systems
CODES '97 Proceedings of the 5th International Workshop on Hardware/Software Co-Design
Asynchronous Implementation of Synchronous Esterel Specifications
VLSID '97 Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications
Redesigning hardware-software systems
CODES '94 Proceedings of the 3rd international workshop on Hardware/software co-design
Co-Testing: Granting Testability in a Codesign Environment
Integrated Computer-Aided Engineering
Solving partitioning problem in codesign with ant colonies
IWINAC'05 Proceedings of the First international work-conference on the Interplay Between Natural and Artificial Computation conference on Artificial Intelligence and Knowledge Engineering Applications: a bioinspired approach - Volume Part II
| Hi-index | 0.00 |
In designing Chinook, a hardware-software cosynthesis system for reactive real-time controllers, the impact of timing constraints on software scheduling has been a central concern. By dividing constraints into two levels, corresponding to low-level interactions with device interfaces and high-level real-time response and rate requirements, we have developed solutions tailored to each aspect. These scheduling techniques enable Chinook to map a high-level specification onto a specified collection of processors and peripheral devices while respecting performance requirements.