Constructive Methods for Scheduling Uniform Loop Nests

Authors:
A. Darte;Y. Robert
Affiliations:
-;-
Venue:
IEEE Transactions on Parallel and Distributed Systems
Year:
1994

Citing 9
Cited 34

Regular interactive algorithms and their implementations on processor arrays

Regular interactive algorithms and their implementations on processor arrays
Theory of linear and integer programming

Theory of linear and integer programming
The systematic design of systolic arrays

Centre National de Recherche Scientifique on Automata networks in computer science: theory and applications
Compiler Optimizations for Enhancing Parallelism and Their Impact on Architecture Design

IEEE Transactions on Computers - Special issue on architectural support for programming languages and operating systems
Minimum Distance: A Method for Partitioning Recurrences for Multiprocessors

IEEE Transactions on Computers
Time Optimal Linear Schedules for Algorithms with Uniform Dependencies

IEEE Transactions on Computers
Compiler optimizations for Fortran D on MIMD distributed-memory machines

Proceedings of the 1991 ACM/IEEE conference on Supercomputing
The parallel execution of DO loops

Communications of the ACM
Optimizing Supercompilers for Supercomputers

Optimizing Supercompilers for Supercomputers

Push-up scheduling: Optimal polynomial-time resource constrained scheduling for multi-dimensional applications

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Valid Transformations: A New Class of Loop Transformations for High-Level Synthesis and Pipelined Scheduling Applications

IEEE Transactions on Parallel and Distributed Systems
Optimal Data Scheduling for Uniform Multidimensional Applications

IEEE Transactions on Computers
Determining the Order of Processor Transactions in StaticallyScheduled Multiprocessors

Journal of VLSI Signal Processing Systems
Finding Space-Time Transformations for Uniform Recurrences viaBranching Parametric Linear Programming

Journal of VLSI Signal Processing Systems
Partitioning Processor Arrays under Resource Constraints

Journal of VLSI Signal Processing Systems
Automatic Generation of Modular Time-Space Mappings and Data Alignments

Journal of VLSI Signal Processing Systems - Special issue on application specific systems, architectures and processors
On Time Optimal Implementation of Uniform Recurrences onto Array Processors via Quadratic Programming

Journal of VLSI Signal Processing Systems
A Space-Time Representation Method of Iterative Algorithms for the Design of Processor Arrays

Journal of VLSI Signal Processing Systems
Finding Quadratic Schedules for Affine Recurrence Equations Via Nonsmooth Optimization

Journal of VLSI Signal Processing Systems
Scheduling Functions for Spatiotemporal Mapping of d-Dimensional Algorithms with Homogeneous Dependences on (d-2)-Dimensional Parallel Architectures

Cybernetics and Systems Analysis
Design of Processor Arrays for Reconfigurable Architectures

The Journal of Supercomputing
Automatic generation of injective modular mappings

ICPP '97 Proceedings of the international Conference on Parallel Processing
CPR: Mixed Task and Data Parallel Scheduling for Distributed Systems

IPDPS '01 Proceedings of the 15th International Parallel & Distributed Processing Symposium
Localization of Data Transfer in Processor Arrays

Euro-Par '99 Proceedings of the 5th International Euro-Par Conference on Parallel Processing
Ground Water Flow Modelling in PVM

Proceedings of the 6th European PVM/MPI Users' Group Meeting on Recent Advances in Parallel Virtual Machine and Message Passing Interface
Automatic data mapping of signal processing applications

ASAP '97 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors
Libraries of schedule-free operators in Alpha

ASAP '97 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors
Determination of the Processor Functionality in the Design of Processor Arrays

ASAP '97 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors
Optimizing synchronous systems for multi-dimensional applications

EDTC '95 Proceedings of the 1995 European conference on Design and Test
Fully Parallel Hardware/Software Codesign for Multi-Dimensional DSP Applications

CODES '96 Proceedings of the 4th International Workshop on Hardware/Software Co-Design
Evaluation of Loop Grouping Methods Based on Orthogonal Projection Spaces

ICPP '00 Proceedings of the Proceedings of the 2000 International Conference on Parallel Processing
Single-Dimension Software Pipelining for Multi-Dimensional Loops

Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization
Single-dimension software pipelining for multidimensional loops

ACM Transactions on Architecture and Code Optimization (TACO)
Data locality enhancement for CMPs

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Finding free schedules for parameterized loops with affine dependences represented with a single dependence relation

AIC'05 Proceedings of the 5th WSEAS International Conference on Applied Informatics and Communications
Register allocation for software pipelined multidimensional loops

ACM Transactions on Programming Languages and Systems (TOPLAS)
Timing optimization via nest-loop pipelining considering code size

Microprocessors & Microsystems
Array-OL with delays, a domain specific specification language for multidimensional intensive signal processing

Multidimensional Systems and Signal Processing
Computationally efficient parallel matrix-matrix multiplication on the torus

ISHPC'05/ALPS'06 Proceedings of the 6th international symposium on high-performance computing and 1st international conference on Advanced low power systems
Geometric scheduling of 2-D UET-UCT uniform dependence loops

EUROMICRO-PDP'02 Proceedings of the 10th Euromicro conference on Parallel, distributed and network-based processing
The general matrix multiply-add operation on 2D torus

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing
Using free scheduling for programming graphic cards

Facing the Multicore-Challenge II
Free scheduling for statement instances of parameterized arbitrarily nested affine loops

Parallel Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper surveys scheduling techniques for loop nests with uniform dependences. First,we introduce the hyperplane method and related variants. Then we extend it by using adifferent affine scheduling for each statement within the nest. In both cases, we presenta new, constructive, and efficient method to determine optimal solutions, i.e., scheduleswhose total execution time is minimum.