Computers and Intractability: A Guide to the Theory of NP-Completeness
Computers and Intractability: A Guide to the Theory of NP-Completeness
5.1 Ground Bounce Considerations in DC Parametric Test Generation Using Boundary Scan
VTS '98 Proceedings of the 16th IEEE VLSI Test Symposium
Optimal Interconnect ATPG Under a Ground-Bounce Constraint
Journal of Electronic Testing: Theory and Applications
IEEE standard 1500 compatible interconnect diagnosis for delay and crosstalk faults
ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Testing TSV-based three-dimensional stacked ICs
Proceedings of the Conference on Design, Automation and Test in Europe
A minimized test pattern generation method for ground bounce effect and delay fault detection
ICCSA'06 Proceedings of the 2006 international conference on Computational Science and Its Applications - Volume Part IV
A DfT Architecture for 3D-SICs Based on a Standardizable Die Wrapper
Journal of Electronic Testing: Theory and Applications
Challenges and emerging solutions in testing TSV-based 2 1/2D- and 3D-stacked ICs
DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
| Hi-index | 0.00 |
Editor's note:When testing the interconnect structures on a board, test programmers sometimes ask, How can I control the test pattern generation process to avoid ground bounce problems during Extest mode? Those wishing to satisfy a simultaneously-switching-outputs constraint will find several new solutions in this article.ýMonica Lobetti-BodoniSiemens Mobile Communications