A Priori Worst Case Error Bounds for Floating-Point Computations
IEEE Transactions on Computers
Analog circuit sizing based on formal methods using affine arithmetic
Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Spiral: A Generator for Platform-Adapted Libraries of Signal Processing Algorithms
International Journal of High Performance Computing Applications
Lightweight floating-point arithmetic: case study of inverse discrete cosine transform
EURASIP Journal on Applied Signal Processing
Refinement of Mixed-Signal Systems with Affine Arithmetic
Proceedings of the conference on Design, automation and test in Europe - Volume 1
A compact DSP core with static floating-point unit & its microcode generation
Proceedings of the 14th ACM Great Lakes symposium on VLSI
An analytical approach for dynamic range estimation
Proceedings of the 41st annual Design Automation Conference
Fast, Accurate Static Analysis for Fixed-Point Finite-Precision Effects in DSP Designs
Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
MiniBit: bit-width optimization via affine arithmetic
Proceedings of the 42nd annual Design Automation Conference
Using program specialization to speed SystemC fixed-point simulation
Proceedings of the 2006 ACM SIGPLAN symposium on Partial evaluation and semantics-based program manipulation
Interval-valued reduced order statistical interconnect modeling
Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
Dynamic range estimation for nonlinear systems
Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Word-length optimization for differentiable nonlinear systems
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Interval-valued statistical modeling of oxide chemical-mechanical polishing
ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
A Compact DSP Core with Static Floating-Point Arithmetic
Journal of VLSI Signal Processing Systems
Proceedings of the 43rd annual Design Automation Conference
A stochastic bitwidth estimation technique for compact and low-power custom processors
ACM Transactions on Embedded Computing Systems (TECS)
Statistical noise margin estimation for sub-threshold combinational circuits
Proceedings of the 2008 Asia and South Pacific Design Automation Conference
CSS '07 Proceedings of the Fifth IASTED International Conference on Circuits, Signals and Systems
Towards program optimization through automated analysis of numerical precision
Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization
Tradeoff between Approximation Accuracy and Complexity for Range Analysis using Affine Arithmetic
Journal of Signal Processing Systems
A monte-carlo floating-point unit for self-validating arithmetic
Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays
Trustworthy numerical computation in Scala
Proceedings of the 2011 ACM international conference on Object oriented programming systems languages and applications
Towards the profiling of scientific software for accuracy
Proceedings of the 2011 Conference of the Center for Advanced Studies on Collaborative Research
Automatic detection of floating-point exceptions
POPL '13 Proceedings of the 40th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages
Automatically adapting programs for mixed-precision floating-point computation
Proceedings of the 27th international ACM conference on International conference on supercomputing
Hi-index | 0.00 |
We introduce a static error analysis technique, based on smart interval methods from affine arithmetic, to help designers translate DSP codes from full-precision floating-point to smaller finite-precision formats. The technique gives results for numerical error estimation comparable to detailed simulation, but achieves speedups of three orders of magnitude by avoiding actual bit-level simulation. We show results for experiments mapping common DSP transform algorithms to implementations using small custom floating point formats.