Analysis of cache-related preemption delay in fixed-priority preemptive scheduling

Authors:
Chang-Gun Lee;J. Hahn;Sang Lyul Min;R. Ha;Seongsoo Hong;Chang Yun Park;Minsuk Lee;Chong Sang Kim
Affiliations:
-;-;-;-;-;-;-;-
Venue:
RTSS '96 Proceedings of the 17th IEEE Real-Time Systems Symposium
Year:
1996

Citing 0
Cited 18

Static timing analysis of embedded software

DAC '97 Proceedings of the 34th annual Design Automation Conference
Structuring Communication Software for Quality-of-Service Guarantees

IEEE Transactions on Software Engineering
Hardware/software co-synthesis with memory hierarchies

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Efficient and Precise Cache Behavior Prediction for Real-TimeSystems

Real-Time Systems
Cache Aware Pre-Runtime Scheduling

Real-Time Systems
Bounding Cache-Related Preemption Delay for Real-Time Systems

IEEE Transactions on Software Engineering
Hardware/software co-synthesis with memory hierarchies

Readings in hardware/software co-design
A Comparison of Static Analysis and Evolutionary Testing for the Verification of Timing Constraints

Real-Time Systems
Analysis of Worst Case DMA Response Time in a Fixed-Priority Bus Arbitration Protocol

Real-Time Systems
Approximation of Worst-Case Execution Time for Preemptive Multitasking Systems

LCTES '00 Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems
Timing analysis for preemptive multitasking real-time systems with caches

ACM Transactions on Embedded Computing Systems (TECS)
Push-assisted migration of real-time tasks in multi-core processors

Proceedings of the 2009 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
Resilience analysis: tightening the CRPD bound for set-associative caches

Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems
Parametric timing analysis and its application to dynamic voltage scaling

ACM Transactions on Embedded Computing Systems (TECS)
Ubiquitous verification of ubiquitous systems

SEUS'10 Proceedings of the 8th IFIP WG 10.2 international conference on Software technologies for embedded and ubiquitous systems
Cache-related preemption delay via useful cache blocks: Survey and redefinition

Journal of Systems Architecture: the EUROMICRO Journal
Making DRAM refresh predictable

Real-Time Systems
A synergetic approach to accurate analysis of cache-related preemption delay

EMSOFT '11 Proceedings of the ninth ACM international conference on Embedded software

Quantified Score

Hi-index	0.00

Visualization

Abstract

We propose a technique for analyzing cache-related preemption delays of tasks that cause unpredictable variation in task execution time in the context of fixed-priority preemptive scheduling. The proposed technique consists of two steps. The first step performs a per-task analysis to estimate cache-related preemption cost for each execution point in a given task from the number of useful cache blocks at the execution point. The second step computes the worst case response time of each task using a response time equation and a linear programming technique which takes as its input the preemption cost information of tasks obtained in the first step. Our experimental results show that the proposed technique gives a prediction of the worst case cache-related preemption delay that is up to 60% tighter than that obtained from previous approaches.