Fault-tolerant computing: theory and techniques; vol. 1
Fault-tolerant computing: theory and techniques; vol. 1
Error-correcting codes for byte-organized memory systems
IEEE Transactions on Information Theory
Error-control coding for computer systems
Error-control coding for computer systems
Error-Control Coding in Computers
Computer
Symbol Error-Correcting Codes for Computer Memory Systems
IEEE Transactions on Computers
Measurement and Generation of Error Correcting Codes for Package Failures
IEEE Transactions on Computers
A Class of Linear Codes for Error Control in Byte-per-Card Organized Digital Systems
IEEE Transactions on Computers
Code Constructions for Error Control in Byte Organized Memory Systems
IEEE Transactions on Computers
Single Byte Error Correcting Double Byte Error Detecting Codes for Memory Systems
IEEE Transactions on Computers
Error-Correcting Codes with Byte Error-Detection Capability
IEEE Transactions on Computers
A class of optimal minimum odd-weight-column SEC-DED codes
IBM Journal of Research and Development
Error-correcting codes for semiconductor memory applications: a state-of-the-art review
IBM Journal of Research and Development
IEEE Transactions on Information Theory
Automatic generation of error control codes for computer applications
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 0.00 |
The paper introduces an extension to previous single error correcting (SEC)-double error detecting (DED)-single byte error detecting (SBD) codes. The proposed approach constructs systematic odd-weight-column SEC-DED-SBD codes whose corrigible errors also include any odd number of erroneous bits per byte. The main purpose of this paper is to show that the proposed codes are suitable for high performances VLSI implementations in computer applications, using high speed encoding/decoding circuits and parallel data manipulation. Furthermore, the paper shows how such codes can be easily designed from the specifications using a software tool, which generates the VHDL (VHSIC Hardware Description Language) description of the circuits.