Node-Covering Based Defect and Fault Tolerance Methods for Increased Yield in FPGAs

  • Authors:
  • Fran Hanchek;Shantanu Dutt

  • Affiliations:
  • -;-

  • Venue:
  • VLSID '96 Proceedings of the 9th International Conference on VLSI Design: VLSI in Mobile Communication
  • Year:
  • 1996

Quantified Score

Hi-index 0.00

Visualization

Abstract

Fault tolerant techniques are proposed which make use of the reconfigurability of SRAM-based field programmable gate arrays (FPGAs). Based on the principle of node-covering, a routing discipline is developed that reserves unused wiring in the routing channels to allow each cell to cover (to be able to replace) its neighbor in a row. If testing identifies a faulty cell, switches are set to reconfigure the faulty cell out of the array. Not only can reconfiguration of the FPGA be performed by the user, but it can also be done at the factory in such a way as to be transparent to a user programming the array. This can result in substantial yield improvement.