Verifying Properties Using Sequential ATPG

Authors:
Jacob A. Abraham;Vivekananda M. Vedula;Daniel G. Saab
Affiliations:
-;-;-
Venue:
ITC '02 Proceedings of the 2002 IEEE International Test Conference
Year:
2002

Citing 0
Cited 11

Formal Verification Using Bounded Model Checking: SAT versus Sequential ATPG Engines

VLSID '03 Proceedings of the 16th International Conference on VLSI Design
SATORI - A Fast Sequential SAT Engine for Circuits

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
Case Study of ATPG-based Bounded Model Checking: Verifying USB2.0 IP Core

ICCD '05 Proceedings of the 2005 International Conference on Computer Design
A Technique for Estimating the Difficulty of a Formal Verification Problem

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Efficient LTL compilation for SAT-based model checking

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Test generation games from formal specifications

Proceedings of the 43rd annual Design Automation Conference
A New Simulation-Based Property Checking Algorithm Based on Partitioned Alternative Search Space Traversal

IEEE Transactions on Computers
Reducing verification overhead with RTL slicing

Proceedings of the 17th ACM Great Lakes symposium on VLSI
A Survey of Hybrid Techniques for Functional Verification

IEEE Design & Test
Validation signature testing: a methodology for post-silicon validation of analog/mixed-signal circuits

Proceedings of the International Conference on Computer-Aided Design
Validation signature testing: a methodology for post-silicon validation of analog/mixed-signal circuits

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper develops a novel approach for formally verifying both safety and liveness properties of designs using sequential ATPG tools. The properties are automatically mapped into a monitor circuit with a target fault so that finding a test for the fault corresponds to formally establishing the property. The mapping of the properties to the monitor circuit is described in detail and the process is shown to be sound and complete. Experimental results show that the ATPG-based approach performs better than existing verification techniques, especially for large designs.