Cross-Product Functional Coverage Measurement with Temporal Properties-Based Assertions

Authors:
Avi Ziv
Affiliations:
Haifa University Campus
Venue:
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Year:
2003

Citing 8
Cited 6

Temporal and modal logic

Handbook of theoretical computer science (vol. B)
The craft of software testing: subsystem testing including object-based and object-oriented testing

The craft of software testing: subsystem testing including object-based and object-oriented testing
User defined coverage—a tool supported methodology for design verification

DAC '98 Proceedings of the 35th annual Design Automation Conference
Writing testbenches: functional verification of HDL models

Writing testbenches: functional verification of HDL models
Simulation-guided property checking based on a multi-valued AR-automata

Proceedings of the conference on Design, automation and test in Europe
The ForSpec Temporal Logic: A New Temporal Property-Specification Language

TACAS '02 Proceedings of the 8th International Conference on Tools and Algorithms for the Construction and Analysis of Systems
FoCs: Automatic Generation of Simulation Checkers from Formal Specifications

CAV '00 Proceedings of the 12th International Conference on Computer Aided Verification
Checking temporal properties under simulation of executable system descriptions

HLDVT '00 Proceedings of the IEEE International High-Level Validation and Test Workshop (HLDVT'00)

Systematic functional coverage metric synthesis from hierarchical temporal event relation graph

Proceedings of the 41st annual Design Automation Conference
A generic micro-architectural test plan approach for microprocessor verification

Proceedings of the 42nd annual Design Automation Conference
FSM-based transaction-level functional coverage for interface compliance verification

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Interactive presentation: Automatic generation of functional coverage models from behavioral verilog descriptions

Proceedings of the conference on Design, automation and test in Europe
Automata-based assertion-checker synthesis of PSL properties

ACM Transactions on Design Automation of Electronic Systems (TODAES)
A Functional Verification Methodology Based on Parameter Domains for Efficient Input Stimuli Generation and Coverage Modeling

Journal of Electronic Testing: Theory and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

Temporal specification languages provide an efficient way to express events comprised of complex temporal scenarios. Assertions based on these languages are used to detect violations of the specification and monitor coverage events. In this paper, we propose to extend temporal specification languages, and assertions based on these languages with auxiliary variables. We attach these variables to sub-expressions and assign them values when the sub-expressions are evaluated. The use of auxiliary variables enables the implementation of large cross-product coverage models, using small number of assertions. This simplifies the definition and implementation of coverage models and helps reduce the simulation overhead caused by assertions, thus increasing the efficiency of simulation resources.