A study on the implementation of 2-D mesh-based networks-on-chip in the nanometre regime

Authors:
Dinesh Pamunuwa;Johnny Öberg;Li-Rong Zheng;Mikael Millberg;Axel Jantsch;Hannu Tenhunen
Affiliations:
Centre for Micro. Eng., Dept. of Eng., Fac. of Appl. Sci., Lancaster Univ., Lancaster UK and Dept. of Microelec. and Info. Tech., Lab. of Elec. and Comp. Sys., Royal Inst. of Tech. (KTH), Stockhol ...;Department of Microelectronics and Information Technology, Laboratory of Electronics and Computer Systems, Royal Institute of Technology (KTH), Electrum 229, Isafjordsyatan 39, Floor 8, Stockholm- ...;Department of Microelectronics and Information Technology, Laboratory of Electronics and Computer Systems, Royal Institute of Technology (KTH), Electrum 229, Isafjordsyatan 39, Floor 8, Stockholm- ...;Department of Microelectronics and Information Technology, Laboratory of Electronics and Computer Systems, Royal Institute of Technology (KTH), Electrum 229, Isafjordsyatan 39, Floor 8, Stockholm- ...;Department of Microelectronics and Information Technology, Laboratory of Electronics and Computer Systems, Royal Institute of Technology (KTH), Electrum 229, Isafjordsyatan 39, Floor 8, Stockholm- ...;Department of Microelectronics and Information Technology, Laboratory of Electronics and Computer Systems, Royal Institute of Technology (KTH), Electrum 229, Isafjordsyatan 39, Floor 8, Stockholm- ...
Venue:
Integration, the VLSI Journal - Special issue: Networks on chip and reconfigurable fabrics
Year:
2004

Citing 9
Cited 3

Component software: beyond object-oriented programming

Component software: beyond object-oriented programming
Getting to the bottom of deep submicron

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Digital systems engineering

Digital systems engineering
Lowering power consumption in clock by using globally asynchronous locally synchronous design style

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Addressing the system-on-a-chip interconnect woes through communication-based design

Proceedings of the 38th annual Design Automation Conference
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Powering networks on chips: energy-efficient and reliable interconnect design for SoCs

Proceedings of the 14th international symposium on Systems synthesis
Maximizing throughput over parallel wire structures in the deep submicrometer regime

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The Nostrum Backbone - a Communication Protocol Stack for Networks on Chip

VLSID '04 Proceedings of the 17th International Conference on VLSI Design

Evaluation of on-chip networks using deflection routing

GLSVLSI '06 Proceedings of the 16th ACM Great Lakes symposium on VLSI
From 2D to 3D NoCs: a case study on worst-case communication performance

Proceedings of the 2009 International Conference on Computer-Aided Design
Adaptive and deadlock-free tree-based multicast routing for networks-on-chip

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

On-chip packet-switched networks have been proposed for future giga-scale integration in the nanometre regime. This paper examines likely architectures for such networks and considers trade-offs in the layout, performance, and power consumption based on full-swing, voltage-mode CMOS signalling. A study is carried out for a future technology with parameters as predicted by the International Technology Roadmap for Semiconductors to yield a quantitative comparison of the performance and power trade-off for the network. Important physical level issues are discussed.