A Design Diversity Metric and Analysis of Redundant Systems
IEEE Transactions on Computers
On-line Testing and Recovery in TMR Systems for Real-Time Applications
ITC '01 Proceedings of the 2001 IEEE International Test Conference
A Multi-Configuration Strategy for an Application Dependent Testing of FPGAs
VTS '04 Proceedings of the 22nd IEEE VLSI Test Symposium
Application-Specific Bridging Fault Testing of FPGAs
Journal of Electronic Testing: Theory and Applications
Reconfigurable Architecture for Autonomous Self-Repair
IEEE Design & Test
Fault tolerance of switch blocks and switch block arrays in FPGA
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Application-dependent testing of FPGAs
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Modeling and design of fault-tolerant and self-adaptive reconfigurable networked embedded systems
EURASIP Journal on Embedded Systems
Analysis and Evaluations of Reliability of Reconfigurable FPGAs
Journal of Electronic Testing: Theory and Applications
FPGA Architecture: Survey and Challenges
Foundations and Trends in Electronic Design Automation
Self-healing reconfigurable logic using autonomous group testing
Microprocessors & Microsystems
Defect tolerance in nanodevice-based programmable interconnects: utilization beyond avoidance
Proceedings of the 50th Annual Design Automation Conference
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A Fault Tolerant Approach for FPGA Embedded Processors Based on Runtime Partial Reconfiguration
Journal of Electronic Testing: Theory and Applications
Hi-index | 0.00 |
The abundance of configurable logic elements and routing resources in recent Field-Programmable Gate Arrays (FPGAs) provides a cost-effective method for tolerating permanent faults in the system. Once a permanent fault occurs, the FPGA can be reconfigured by replacing the faulty part with previously unused resources in the same hardware. In this paper, we present two column-based precompiled configuration techniques for tolerating permanent faults in FPGA-based systems. By compiling alternative configuration versions in the design phase, these approaches ensure fast reconfiguration, and thus a tremendous increase in system availability. In addition, intentional similarities are created among different configuration versions so that the storage overhead due to precompiled configurations is reduced by orders of magnitude through differential coding and run-length coding. Experimental and analytical results show that our approaches achieve significant dependability improvement with small configuration storage overhead.