Effectiveness of low power dual-Vt designs in nano-scale technologies under process parameter variations

Authors:
Amit Agarwal;Kunhyuk Kang;Swarup K. Bhunia;James D. Gallagher;Kaushik Roy
Affiliations:
Purdue University, West Lafayette, IN;Purdue University, West Lafayette, IN;Purdue University, West Lafayette, IN;Purdue University, West Lafayette, IN;Purdue University, West Lafayette, IN
Venue:
ISLPED '05 Proceedings of the 2005 international symposium on Low power electronics and design
Year:
2005

Citing 6
Cited 3

Intrinsic MOSFET parameter fluctuations due to random dopant placement

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
Fundamentals of modern VLSI devices

Fundamentals of modern VLSI devices
Dual-threshold voltage assignment with transistor sizing for low power CMOS circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Standby power optimization via transistor sizing and dual threshold voltage assignment

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Statistical estimation of leakage current considering inter- and intra-die process variation

Proceedings of the 2003 international symposium on Low power electronics and design
Statistical Timing Analysis using Levelized Covariance Propagation

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2

An evaluation of the impact of gate oxide tunneling on dual-Vt-based leakage reduction techniques

GLSVLSI '06 Proceedings of the 16th ACM Great Lakes symposium on VLSI
Device-aware yield-centric dual-Vt design under parameter variations in nanoscale technologies

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Fine-grained supply gating through hypergraph partitioning and Shannon decomposition for active power reduction

Proceedings of the conference on Design, automation and test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper explores the effectiveness of dual-Vt design under aggressive scaling of technology, which results in significant increase in all components of leakage (subthreshold, gate and junction tunneling) while having large variations in process parameters. The present way of realizing high-Vt devices results in high junction tunneling leakage compared to low-Vt devices, which in turn may result in negligible leakage savings for dual-Vt designs in scaled technologies. Moreover, increase in process variation severely affects the yield of such designs. This paper suggests important measures that need to be incorporated in conventional dual-Vt design to achieve total leakage power improvement while ensuring yield. It also shows that different process options, such as metal gate work function engineering, are required to realize high-performance and low-leakage dual-Vt designs in sub-50nm technologies