Functionality directed clustering for low power MTCMOS design

Authors:
Tsuang-Wei Chang;Ting-Ting Hwang;Sheng-Yu Hsu
Affiliations:
National Tsing Hua University, HsinChu, Taiwan;National Tsing Hua University, HsinChu, Taiwan;National Tsing Hua University, HsinChu, Taiwan
Venue:
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Year:
2005

Citing 6
Cited 7

Transistor sizing issues and tool for multi-threshold CMOS technology

DAC '97 Proceedings of the 34th annual Design Automation Conference
MTCMOS hierarchical sizing based on mutual exclusive discharge patterns

DAC '98 Proceedings of the 35th annual Design Automation Conference
Low power design challenges for the decade (invited talk)

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique

Proceedings of the 39th annual Design Automation Conference
Low power design using dual threshold voltage

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Interactive presentation: Efficient computation of discharge current upper bounds for clustered sleep transistor sizing

Proceedings of the conference on Design, automation and test in Europe
Optimal sleep transistor synthesis under timing and area constraints

Proceedings of the 18th ACM Great Lakes symposium on VLSI
Multiple power-gating domain (multi-VGND) architecture for improved leakage power reduction

Proceedings of the 13th international symposium on Low power electronics and design
A scalable algorithmic framework for row-based power-gating

Proceedings of the conference on Design, automation and test in Europe
Temporal Discharge Current Driven Clustering for Improved Leakage Power Reduction in Row-Based Power-Gating

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
Row-based power-gating: a novel sleep transistor insertion methodology for leakage power optimization in nanometer CMOS circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Current density aware power switch placement algorithm for power gating designs

Proceedings of the 2014 on International symposium on physical design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Multi-Threshold CMOS (MTCMOS) is a circuit style that can effectively reduce leakage power consumption. Sleep transistor sizing is the key issue when MTCMOS circuit is designed. If the sleep transistor size is too large, the circuit performance can be maintained but the dynamic power consumption of the sleep transistor will increase. On the other hand, if the sleep transistor size is too small, there will be significant performance degradation because of the increased resistance to ground. Previous approach [1, 2] designed the sleep transistor size based on mutual exclusive discharge patterns. However, these approaches considered only topology of a circuit. We observed that two possible simultaneous switching gates may not discharge at the same time in terms of functionality. Thus, we propose an algorithm to determine how to cluster cells to share sleep transistors taking both topology and functionality into consideration. The results show that the proposed method can achieve on the average 18% reduction ratio in terms of the number of sleep transistors as compared to the method without considering functionality.