Wrapper Design for the Reuse of Networks-on-Chip as Test Access Mechanism

Authors:
Alexandre M. Amory;Kees Goossens;Erik Jan Marinissen;Marcelo Lubaszewski;Fernando Moraes
Affiliations:
Federal University of RGS - UFRG, Brazil;Philips Research Laboratories, The Netherlands;Philips Research Laboratories, The Netherlands;Federal University of RGS - UFRGS, Brazil;Catholic University - PUCRS, Brazil
Venue:
ETS '06 Proceedings of the Eleventh IEEE European Test Symposium
Year:
2006

Citing 0
Cited 11

Using the inter- and intra-switch regularity in NoC switch testing

Proceedings of the conference on Design, automation and test in Europe
A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application

NOCS '08 Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip
Re-examining the use of network-on-chip as test access mechanism

Proceedings of the conference on Design, automation and test in Europe
On NoC Bandwidth Sharing for the Optimization of Area Cost and Test Application Time

IEICE - Transactions on Information and Systems
NoC-Compatible Wrapper Design and Optimization under Channel-Bandwidth and Test-Time Constraints

IEICE - Transactions on Information and Systems
System-on-Chip Test Architectures: Nanometer Design for Testability

System-on-Chip Test Architectures: Nanometer Design for Testability
An IEEE 1149.1-based BIST method for at-speed testing of inter-switch links in network on chip

Microelectronics Journal
A fully-asynchronous low-power framework for GALS NoC integration

Proceedings of the Conference on Design, Automation and Test in Europe
BIST for network on chip communication infrastructure based on combination of extended IEEE 1149.1 and IEEE 1500 standards

Microelectronics Journal
A fully parallel BIST-based method to test the crosstalk defects on the inter-switch links in NOC

Microelectronics Journal
Test pin count reduction for NoC-based test delivery in multicore SOCs

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes a wrapper design for interconnects with guaranteed bandwidth and latency services and on-chip protocol. We demonstrate that these interconnects abstract the interconnect details and provide predictability in the data transfer, which are desirable not only for the functional domain but also for the test application. The proposed wrapper is implemented in VHDL and integrated to the 脝thereal NoC. The results show the impact of of bandwidth in the core test time. The wrapper area and core test time are compared with a wrapper design for dedicated TAM.