CMOS blocks for on-chip RF test

  • Authors:
  • Rashad Ramzan;Jerzy Dąbrowski

  • Affiliations:
  • Department of Electrical Engineering, Linkoping University, Linkoping, Sweden SE-581 83;Department of Electrical Engineering, Linkoping University, Linkoping, Sweden SE-581 83

  • Venue:
  • Analog Integrated Circuits and Signal Processing
  • Year:
  • 2006

Quantified Score

Hi-index 0.00

Visualization

Abstract

In this paper we present two designs of CMOS blocks suitable for integration with RF frontend blocks for test purposes. Those are a programmable RF test attenuator and a reconfigurable low noise amplifier (LNA), optimized with respect to their function and location in the circuit. We discuss their performances in terms of the test- and normal operation mode. The presented application model aims at a transceiver under loopback test with enhanced controllability and detectability. The circuits are designed for 0.35驴m CMOS process. Simulation results of the receiver frontend operating in 2.4 GHz band are presented showing tradeoffs between the performance and test functionality.