Yield prediction for architecture exploration in nanometer technology nodes:: a model and case study for memory organizations

Authors:
A. Papanikolaou;T. Grabner;M. Miranda;P. Roussel;F. Catthoor
Affiliations:
IMEC vzw, Leuven, Belgium;IMEC vzw, Leuven, Belgium;IMEC vzw, Leuven, Belgium;IMEC vzw, Leuven, Belgium;IMEC vzw, Leuven, Belgium
Venue:
CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Year:
2006

Citing 14
Cited 1

System-level power optimization: techniques and tools

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design

Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design
Death, taxes and failing chips

Proceedings of the 40th annual Design Automation Conference
Synthesis of Partitioned Shared Memory Architectures for Energy-Efficient Multi-Processor SoC

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Concurrent Sizing, Vdd and Vth Assignment for Low-Power Design

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Making Typical Silicon Matter with Razor

Computer
Statistical optimization of leakage power considering process variations using dual-Vth and sizing

Proceedings of the 41st annual Design Automation Conference
Manufacturing-Aware Physical Design

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
An efficient algorithm for statistical minimization of total power under timing yield constraints

Proceedings of the 42nd annual Design Automation Conference
Advanced timing analysis based on post-OPC extraction of critical dimensions

Proceedings of the 42nd annual Design Automation Conference
Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance

Proceedings of the 42nd annual Design Automation Conference
A system-level methodology for fully compensating process variability impact of memory organizations in periodic applications

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation

IEEE Micro
Variable tapered pareto buffer design and implementation allowing run-time configuration for low-power embedded SRAMs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

A Variability-Aware Robust Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Process variability has a detrimental impact on the performance of memories and other system components, which can lead to parametric yield loss at the system level due to timing violations. Conventional yield models do not allow to accurately analyze this, at least not at the system level. In this paper we propose a technique to estimate this system level yield loss for a number of alternative memory organization implementations. This can aid the designer into making educated trade-offs at the architecture level between energy consumption and parametric timing yield by using memories from different available libraries with different energy/performance characteristics considering the impact of manufacturing variations. The accuracy of this technique is very high, an average error of less than 1% is reported, which enables an early exploration of the available options.