Power-aware FPGA logic synthesis using binary decision diagrams

Authors:
Kevin Oo Tinmaung;David Howland;Russell Tessier
Affiliations:
University of Massachusetts, Amherst, MA;University of Massachusetts, Amherst, MA;University of Massachusetts, Amherst, MA
Venue:
Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays
Year:
2007

Citing 12
Cited 4

POSE: power optimization and synthesis environment

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Logic synthesis using power-sensitive don't care sets

ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
Minimizing interconnect energy through integrated low-power placement and combinational logic synthesis

Proceedings of the 1997 international symposium on Physical design
PowerShake: a low power driven clustering and factoring methodology for Boolean expressions

Proceedings of the conference on Design, automation and test in Europe
Low power optimization technique for BDD mapped circuits

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Power minization in LUT-based FPGA technology mapping

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
BDD-based logic synthesis for LUT-based FPGAs

ACM Transactions on Design Automation of Electronic Systems (TODAES)
A Flexible Power Model for FPGAs

FPL '02 Proceedings of the Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications
FPGA Technology Mapping for Power Minimization

FPL '94 Proceedings of the 4th International Workshop on Field-Programmable Logic and Applications: Field-Programmable Logic, Architectures, Synthesis and Applications
LUT-Based FPGA Technology Mapping for Power Minimization with Optimal Depth

WVLSI '01 Proceedings of the IEEE Computer Society Workshop on VLSI 2001
On the Interaction Between Power-Aware FPGA CAD Algorithms

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
BDS: a BDD-based logic optimization system

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Clock power reduction for virtex-5 FPGAs

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Benchmarking and evaluating reconfigurable architectures targeting the mobile domain

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Exploiting data-level parallelism for energy-efficient implementation of LDPC decoders and DCT on an FPGA

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Sa based power efficient FPGA LUT mapping

Proceedings of the 15th annual conference companion on Genetic and evolutionary computation

Quantified Score

Hi-index	0.00

Visualization

Abstract

Power consumption in field programmable gate arrays (FPGAs) has become an important issue as the FPGA market has grown to include mobile platforms. In this work we present a power-aware logic optimization tool that is specialized to facilitate subsequent power-aware technology mapping. Our synthesis framework uses binary decision diagram (BDD) based collapsing and decomposition techniques in conjunction with signal switching estimates to achieve power-efficient circuit networks. The results of synthesis and subsequent power-aware technology mapping are evaluated using two distinct physical design platforms: academic VPR and Altera Quartus II. Our approach achieves an average energy reduction of 13% for Altera Cyclone II devices versus synthesis with SIS-based algebraic optimization at the cost of 11% average circuit performance if performance-optimal technology mapping is performed after synthesis. If technology mapping is tuned to achieve the same average delay for both SIS and BDD-based flows, a 3% average energy reduction is achieved by our new synthesis approach.