Waveform analysis and delay prediction for a CMOS gate driving RLC interconnect load

Authors:
Brajesh Kumar Kaushik;Sankar Sarkar;R. P. Agarwal
Affiliations:
Department of Electronics and Computer Engineering, Indian Institute of Technology-Roorkee, Roorkee, Uttaranchal 247667, India;Department of Electronics and Computer Engineering, Indian Institute of Technology-Roorkee, Roorkee, Uttaranchal 247667, India;Department of Electronics and Computer Engineering, Indian Institute of Technology-Roorkee, Roorkee, Uttaranchal 247667, India
Venue:
Integration, the VLSI Journal
Year:
2007

Citing 8
Cited 1

A gate-delay model for high-speed CMOS circuits

DAC '94 Proceedings of the 31st annual Design Automation Conference
Digital integrated circuits: a design perspective

Digital integrated circuits: a design perspective
Effects of inductance on the propagation delay and repeater insertion in VLSI circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Analysis of on-chip inductance effects using a novel performance optimization methodology for distributed RLC interconnects

Proceedings of the 38th annual Design Automation Conference
CMOS gate delay models for general RLC loading

ICCD '97 Proceedings of the 1997 International Conference on Computer Design (ICCD '97)
Efficient Gate Delay Modeling for Large Interconnect Loads

MCMC '96 Proceedings of the 1996 IEEE Multi-Chip Module Conference (MCMC '96)
CMOS Digital Integrated Circuits Analysis & Design

CMOS Digital Integrated Circuits Analysis & Design
Performance computation for precharacterized CMOS gates with RC loads

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Influence of distance between adjacent tubes on SWCNT bundle interconnect delay and power dissipation

Journal of Computational Electronics

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper deals with the problem of estimating the performance of a CMOS gate driving RLC interconnect load. The widely accepted model for CMOS gate and interconnect line is used for the representation. The CMOS gate is modeled by an Alpha Power law model, whereas the distributed RLC interconnect is represented by an equivalent @p-model. The output waveform and the propagation delay of the inverter are analytically calculated and compared with SPICE simulations. The analytical driver-interconnect load model gives sufficiently close results to SPICE simulations for two different cases of slow and fast input ramps. For each case of stimulation, the model gives an insight to four regions of operation of the CMOS gate. The voltage waveform at the end of an interconnect line is obtained for each region of operation. The SPICE and analytical results for the output voltage waveform and propagation delay match very closely.