FreePDK: An Open-Source Variation-Aware Design Kit

Authors:
James E. Stine;Ivan Castellanos;Michael Wood;Jeff Henson;Fred Love;W. Rhett Davis;Paul D. Franzon;Michael Bucher;Sunil Basavarajaiah;Julie Oh;Ravi Jenkal
Affiliations:
Oklahoma State University, USA;Oklahoma State University, USA;Oklahoma State University, USA;Oklahoma State University, USA;Oklahoma State University, USA;North Carolina State University, USA;North Carolina State University, USA;North Carolina State University, USA;North Carolina State University, USA;North Carolina State University, USA;North Carolina State University, USA
Venue:
MSE '07 Proceedings of the 2007 IEEE International Conference on Microelectronic Systems Education
Year:
2007

Citing 0
Cited 16

A low power 3D integrated FFT engine using hypercube memory division

Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
Probabilistic analysis and design of metallic-carbon-nanotube-tolerant digital logic circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
VLSI circuit design concept for parallel iterative algorithms in nanoscale

ISCIT'09 Proceedings of the 9th international conference on Communications and information technologies
A distributed concurrent on-line test scheduling protocol for many-core NoC-based systems

ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design
Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing

Proceedings of the 37th annual international symposium on Computer architecture
Loop flattening & spherical sampling: highly efficient model reduction techniques for SRAM yield analysis

Proceedings of the Conference on Design, Automation and Test in Europe
Systolic like soft-detection architecture for 4x4 64-QAM MIMO system

Proceedings of the Conference on Design, Automation and Test in Europe
A design methodology for the automatic sizing of standard-cell libraries

Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
FabScalar: composing synthesizable RTL designs of arbitrary cores within a canonical superscalar template

Proceedings of the 38th annual international symposium on Computer architecture
Energy-efficient MIMO detection using unequal error protection for embedded joint decoding system

Proceedings of the 48th Design Automation Conference
Regular 2D NASIC-based architecture and design space exploration

NANOARCH '11 Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures
Efficiently exploiting memory level parallelism on asymmetric coupled cores in the dark silicon era

ACM Transactions on Architecture and Code Optimization (TACO) - HIPEAC Papers
Poly-DWT: Polymorphic wavelet hardware support for dynamic image compression

ACM Transactions on Embedded Computing Systems (TECS)
The secure wavelet transform

Journal of Real-Time Image Processing
Implementation and Evaluation of Skip-Links: A Dynamically Reconfiguring Topology for Energy-Efficient NoCs

International Journal of Embedded and Real-Time Communication Systems
Beyond block I/O: implementing a distributed shared log in hardware

Proceedings of the 6th International Systems and Storage Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper discusses an open source, variation aware Process Design Kit (PDK), based on Scalable CMOS design rules, down to 45nm, for use in VLSI research, education and small businesses. This kit includes all the necessary layout design rules and extraction command decks to capture layout dependent systematic variation and perform statistical circuit analysis. The kit also includes a standard cell and pad library with the necessary support files to enable full chip place and route and verification for System on Chip designs. Test chips designed with this PDK are designed in such a way so that they can be fabricated by fabrication facilities allowing validation of the design rules so that the rules may be used in future multi-project runs and design contests.