Design-silicon timing correlation: a data mining perspective

  • Authors:
  • Li-C. Wang;Pouria Bastani;Magdy S. Abadir

  • Affiliations:
  • Univ. of CA - Santa Barbara;Univ. of CA - Santa Barbara;Freescale Semiconductor, Inc

  • Venue:
  • Proceedings of the 44th annual Design Automation Conference
  • Year:
  • 2007

Quantified Score

Hi-index 0.00

Visualization

Abstract

In the post-silicon stage, timing information can be extracted from two sources: (1) on-chip monitors and (2) delay testing. In the past, delay test data has been overlooked in the correlation study. In this paper, we take path delay testing as an example to illustrate how test data can be incorporated in the overall design-silicon correlation effort. We describe a path-based methodology that correlates measured path delays from the good chips, to the path delays predicted by timing analysis. We discuss how statistical data mining can be employed for extracting information and show experimental results to demonstrate the potential of the proposed methodology.