IntSim: A CAD tool for optimization of multilevel interconnect networks

Authors:
Deepak C. Sekar;Azad Naeemi;Reza Sarvari;Jeffrey A. Davis;James D. Meindl
Affiliations:
Georgia Institute of Technology;Georgia Institute of Technology;Georgia Institute of Technology;Georgia Institute of Technology;Georgia Institute of Technology
Venue:
Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
Year:
2007

Citing 8
Cited 3

A compact physical via blockage model

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on system-level interconnect prediction
Optimal n-tier multilevel interconnect architectures for gigascale integration (GSI)

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - System Level Design
Interconnect Technology and Design for Gigascale Integration

Interconnect Technology and Design for Gigascale Integration
Interconnect-power dissipation in a microprocessor

Proceedings of the 2004 international workshop on System level interconnect prediction
Assessment of on-chip wire-length distribution models

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Performance modeling and optimization for single- and multi-wall carbon nanotube interconnects

Proceedings of the 44th annual Design Automation Conference
The circuit and physical design of the POWER4 microprocessor

IBM Journal of Research and Development
Interpretation of rent's rule for ultralarge-scale integrated circuit designs, with an application to wirelength distribution models

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Through-silicon-via aware interconnect prediction and optimization for 3D stacked ICs

Proceedings of the 11th international workshop on System level interconnect prediction
Through-silicon-via-aware delay and power prediction model for buffered interconnects in 3D ICs

Proceedings of the 12th ACM/IEEE international workshop on System level interconnect prediction
A framework for architecture-level power, area, and thermal simulation and its application to network-on-chip design exploration

ACM SIGMETRICS Performance Evaluation Review - Special issue on the 1st international workshop on performance modeling, benchmarking and simulation of high performance computing systems (PMBS 10)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Interconnect issues are becoming increasingly important for ULSI systems. IntSim, an interconnect CAD tool, has been developed to obtain pitches of different wiring levels and die size for circuit blocks or logic cores of microchips. It includes a methodology for co-optimization of signal, power and clock interconnects, and a newly derived stochastic wiring distribution that gives reduced error than prior work when compared to measured data. Results of IntSim are found to match well with actual data from an analyzed microprocessor. Several case studies are conducted to show this CAD tool's utility as a system level simulator: (i) Wire resistivity increases due to size effects are projected to increase die size of a 22nm low power logic core by 30% and power by 7%. (ii) When compared to a 22nm low power logic core with copper interconnects, a similar logic core with carbon nanotube interconnects could reduce power by 25% and die area by 27%, or increase frequency by 15% and reduce die area by 11%. (iii) A future 22nm 8 GHz 96M gate logic core's power, die size and optimal multilevel interconnect architecture are predicted. A version of IntSim with a graphical user interface is available for download from www.ece.gatech.edu/research/labs/gsigroup.