Autonomous DVFS on Supply Islands for Energy-Constrained NoC Communication

Authors:
Liang Guang;Ethiopia Nigussie;Lauri Koskinen;Hannu Tenhunen
Affiliations:
Department of Information Technology, University of Turku, Turku, Finland;Department of Information Technology, University of Turku, Turku, Finland;Electronic Circuit Design Laboratory, Helsinki University of Technology, Helsinki, Finland;Department of Information Technology, University of Turku, Turku, Finland
Venue:
ARCS '09 Proceedings of the 22nd International Conference on Architecture of Computing Systems
Year:
2009

Citing 14
Cited 2

High performance communications in processor networks

ISCA '89 Proceedings of the 16th annual international symposium on Computer architecture
Managing power and performance for System-on-Chip designs using Voltage Islands

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Orion: a power-performance simulator for interconnection networks

Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture
Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks

HPCA '03 Proceedings of the 9th International Symposium on High-Performance Computer Architecture
Data Mining Meets Performance Evaluation: Fast Algorithms for Modeling Bursty Traffic

ICDE '02 Proceedings of the 18th International Conference on Data Engineering
Architecting voltage islands in core-based system-on-a-chip designs

Proceedings of the 2004 international symposium on Low power electronics and design
Architecting voltage islands in core-based system-on-a-chip designs

Proceedings of the 2004 international symposium on Low power electronics and design
Post-placement voltage island generation under performance requirement

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Adaptive Power Management for the On-Chip Communication Network

DSD '06 Proceedings of the 9th EUROMICRO Conference on Digital System Design
Voltage-frequency island partitioning for GALS-based networks-on-chip

Proceedings of the 44th annual Design Automation Conference
Energy-aware synthesis of networks-on-chip implemented with voltage islands

Proceedings of the 44th annual Design Automation Conference
Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Application-driven floorplan-aware voltage island design

Proceedings of the 45th annual Design Automation Conference
Energy- and performance-aware mapping for regular NoC architectures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Dynamic voltage and frequency scaling for shared resources in multicore processor designs

Proceedings of the 50th Annual Design Automation Conference
In-network monitoring and control policy for DVFS of CMP networks-on-chip and last level caches

ACM Transactions on Design Automation of Electronic Systems (TODAES) - Special Section on Networks on Chip: Architecture, Tools, and Methodologies

Quantified Score

Hi-index	0.00

Visualization

Abstract

An autonomous-DVFS-enabled supply island architecture on network-on-chip platforms is proposed. This architecture exploits the temporal and spatial network traffic variations in minimizing the communication energy while constraining the latency and supply management overhead. Each island is equipped with autonomous DVFS mechanism, which traces the local and nearby network conditions. In quantitative simulations with various types of representative traffic patterns, this approach achieves greater energy efficiency than two other low-energy architectures (typically 10% - 27% lower energy). With autonomous supply management on a proper granularity as demonstrated in this study, the communication energy can be minimized in a scalable manner for many-core NoCs.