A test generation framework for quantum cellular automata circuits

Authors:
Pallav Gupta;Niraj K. Jha;Loganathan Lingappan
Affiliations:
Department of Electrical Engineering, Princeton University, Princeton, NJ;Department of Electrical Engineering, Princeton University, Princeton, NJ;NVIDIA Corporation, Santa Clara, CA
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2007

Citing 15
Cited 1

Multiple Fault Detection in Fan-Out Free Circuits Using Minimal Single Fault Test Set

IEEE Transactions on Computers
Towards nanocomputer architecture

CRPIT '02 Proceedings of the seventh Asia-Pacific conference on Computer systems architecture
Sequential Circuit Design Using Synthesis and Optimization

ICCD '92 Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors
An Efficient, Forward Fault Simulation Algorithm Based on the Parallel Pattern Single Fault Propagation

Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner
Modeling QCA for area minimization in logic synthesis

Proceedings of the 13th ACM Great Lakes symposium on VLSI
Logic in Wire: Using Quantum Dots to Implement a Microprocessor

GLS '99 Proceedings of the Ninth Great Lakes Symposium on VLSI
A Memory Design in QCAs using the SQUARES Formalism

GLS '99 Proceedings of the Ninth Great Lakes Symposium on VLSI
Testing of Digital Systems

Testing of Digital Systems
Defects and Faults in Quantum Cellular Automata at Nano Scale

VTS '04 Proceedings of the 22nd IEEE VLSI Test Symposium
Synthesis of Majority and Minority Networks and Its Applications to QCA, TPL and SET Based Nanotechnologies

VLSID '05 Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design
An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits

IEEE Transactions on Computers
QCADesigner: a rapid design and Simulation tool for quantum-dot cellular automata

IEEE Transactions on Nanotechnology
Testing of quantum cellular automata

IEEE Transactions on Nanotechnology
A method of majority logic reduction for quantum cellular automata

IEEE Transactions on Nanotechnology
Combinational test generation using satisfiability

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Automatic test generation for combinational threshold logic networks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we present a test generation framework for quantum cellular automata (QCA) circuits. QCA is a nanotechnology that has attracted recent significant attention and shows promise as a viable future technology. This work is motivated by the fact that the stuck-at fault test set of a circuit is not guaranteed to detect all defects that can occur in its QCA implementation. We show how to generate additional test vectors to supplement the stuck-at fault test set to guarantee that all simulated defects in the QCA gates get detected. Since nanotechnologies will be dominated by interconnects, we also target bridging faults on QCA interconnects. The efficacy of our framework is established through its application to QCA implementations of MCNC and ISCAS'85 benchmarks that use majority gates as primitives.