An effective synchronization approach for fast and accurate multi-core instruction-set simulation

Authors:
Meng-Huan Wu;Cheng-Yang Fu;Peng-Chih Wang;Ren-Song Tsay
Affiliations:
National Tsing Hua University, HsinChu, Taiwan Roc;National Tsing Hua University, HsinChu, Taiwan Roc;National Tsing Hua University, HsinChu, Taiwan Roc;National Tsing Hua University, HsinChu, Taiwan Roc
Venue:
EMSOFT '09 Proceedings of the seventh ACM international conference on Embedded software
Year:
2009

Citing 15
Cited 7

Binary translation

Communications of the ACM
Shade: a fast instruction-set simulator for execution profiling

SIGMETRICS '94 Proceedings of the 1994 ACM SIGMETRICS conference on Measurement and modeling of computer systems
The SPLASH-2 programs: characterization and methodological considerations

ISCA '95 Proceedings of the 22nd annual international symposium on Computer architecture
Embra: fast and flexible machine simulation

Proceedings of the 1996 ACM SIGMETRICS international conference on Measurement and modeling of computer systems
A retargetable, ultra-fast instruction set simulator

DATE '99 Proceedings of the conference on Design, automation and test in Europe
Performance improvement of multi-processor systems cosimulation based on SW analysis

Proceedings of the conference on Design, automation and test in Europe
A universal technique for fast and flexible instruction-set architecture simulation

Proceedings of the 39th annual Design Automation Conference
Wisconsin Wind Tunnel II: A Fast, Portable Parallel Architecture Simulator

IEEE Concurrency
Instruction set compiled simulation: a technique for fast and flexible instruction set simulation

Proceedings of the 40th annual Design Automation Conference
Cycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Trace-driven HW/SW cosimulation using virtual synchronization technique

Proceedings of the 42nd annual Design Automation Conference
A multiprocessing approach to accelerate retargetable and portable dynamic-compiled instruction-set simulation

CODES+ISSS '06 Proceedings of the 4th international conference on Hardware/software codesign and system synthesis
Computer Architecture, Fourth Edition: A Quantitative Approach

Computer Architecture, Fourth Edition: A Quantitative Approach
QEMU, a fast and portable dynamic translator

ATEC '05 Proceedings of the annual conference on USENIX Annual Technical Conference
Cycle-approximate retargetable performance estimation at the transaction level

Proceedings of the conference on Design, automation and test in Europe

Automatic generation of software TLM in multiple abstraction layers for efficient HW/SW co-simulation

Proceedings of the Conference on Design, Automation and Test in Europe
Source-level timing annotation for fast and accurate TLM computation model generation

Proceedings of the 2010 Asia and South Pacific Design Automation Conference
A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation

Proceedings of the 48th Design Automation Conference
An Extended SystemC Framework for Efficient HW/SW Co-Simulation

ACM Transactions on Design Automation of Electronic Systems (TODAES)
A non-intrusive timing synchronization interface for hardware-assisted HW/SW co-simulation

Proceedings of the 49th Annual Design Automation Conference
A distributed timing synchronization technique for parallel multi-core instruction-set simulation

ACM Transactions on Embedded Computing Systems (TECS) - Special section on ESTIMedia'12, LCTES'11, rigorous embedded systems design, and multiprocessor system-on-chip for cyber-physical systems
A critical-section-level timing synchronization approach for deterministic multi-core instruction set simulations

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes a synchronization approach for fast and accu-rate Multi-Core Instruction-Set Simulation (MCISS). An ideal MCISS should run accurately in a real-time fashion. In order to achieve accurate simulation results of MCISS, a lock-step approach, which synchronizes every cycle, is commonly used. However, this approach introduces immense overhead and lowers the simulation speed. Instead of synchronizing every cycle, our approach synchronizes the MCISS based on the data dependency among the simulated programs. Therefore, the synchronization overheads can be highly reduced while the accurate simulation results are ensured. With the proposed approach applied, the simulation speed of MCISS is up to 40 ~ 1,000 million instructions per second (MIPS) in general.