A non-intrusive timing synchronization interface for hardware-assisted HW/SW co-simulation

Authors:
Yu-Hung Huang;Yi-Shan Lu;Hsin-I Wu;Ren-Song Tsay
Affiliations:
National Tsing Hua University, HsinChu, Taiwan;National Tsing Hua University, HsinChu, Taiwan;National Tsing Hua University, HsinChu, Taiwan;National Tsing Hua University, HsinChu, Taiwan
Venue:
Proceedings of the 49th Annual Design Automation Conference
Year:
2012

Citing 17
Cited 0

SystemC Cosimulation and Emulation of Multiprocessor SoC Designs

Computer
A Heterogeneous Environment for Hardware/Software Cosimulation

SS '97 Proceedings of the 30th Annual Simulation Symposium (SS '97)
Native ISS-SystemC Integration for the Co-Simulation of Multi-Processor SoC

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Extending the transaction level modeling approach for fast communication architecture exploration

Proceedings of the 41st annual Design Automation Conference
A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication

Proceedings of the 41st annual Design Automation Conference
A timing-accurate HW/SW co-simulation of an ISS with SystemC

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Virtual Hardware Prototyping through Timed Hardware-Software Co-Simulation

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
Trace-driven HW/SW cosimulation using virtual synchronization technique

Proceedings of the 42nd annual Design Automation Conference
SystemC transaction level models and RTL verification

Proceedings of the 43rd annual Design Automation Conference
High-performance timing simulation of embedded software

Proceedings of the 45th annual Design Automation Conference
Automatic generation of Cycle Accurate and Cycle Count Accurate transaction level bus models from a formal model

Proceedings of the 2009 Asia and South Pacific Design Automation Conference
Computer Organization and Design: The Hardware/Software Interface

Computer Organization and Design: The Hardware/Software Interface
An effective synchronization approach for fast and accurate multi-core instruction-set simulation

EMSOFT '09 Proceedings of the seventh ACM international conference on Embedded software
Cycle count accurate memory modeling in system level design

CODES+ISSS '09 Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis
A timed HW/SW coemulation technique for fast yet accurate system verification

SAMOS'09 Proceedings of the 9th international conference on Systems, architectures, modeling and simulation
Automatic generation of software TLM in multiple abstraction layers for efficient HW/SW co-simulation

Proceedings of the Conference on Design, Automation and Test in Europe
Source-level timing annotation for fast and accurate TLM computation model generation

Proceedings of the 2010 Asia and South Pacific Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes using a non-intrusive timing synchronization interface approach to facilitate shared-data synchronization for fast and accurate hardware-assisted HW/SW co-simulation. Our synchronization interface device is specially designed for non-transparent components. With the device, we can systematically monitor shared-data accesses on a bus and control the progressing time of hardware-assisted components for fast and accurate system co-simulation. Experiments show that our approach is 10 to 140 times faster than the cycle-based hardware-assisted co-simulation approach.